EC8691 MICROPROCESSORS AND MICROCONTROLLERS L T P C

3003

OBJECTIVES:

- To understand the Architecture of 8086 microprocessor.
- To learn the design aspects of I/O and Memory Interfacing circuits.
- To interface microprocessors with supporting chips.
- To study the Architecture of 8051 microcontroller.
- To design a microcontroller based system

UNIT I THE 8086 MICROPROCESSOR

Introduction to 8086 – Microprocessor architecture – Addressing modes - Instruction set and assembler directives – Assembly language programming – Modular Programming - Linking and Relocation - Stacks - Procedures – Macros – Interrupts and interrupt service routines – Byte and String Manipulation.

UNIT II 8086 SYSTEM BUS STRUCTURE

8086 signals – Basic configurations – System bus timing –System design using 8086 – I/O programming – Introduction to Multiprogramming – System Bus Structure – Multiprocessor configurations – Coprocessor, Closely coupled and loosely Coupled configurations – Introduction to advanced processors.

UNIT III I/O INTERFACING

Memory Interfacing and I/O interfacing - Parallel communication interface – Serial communication interface – D/A and A/D Interface - Timer – Keyboard /display controller – Interrupt controller – DMA controller – Programming and applications Case studies: Traffic Light control, LED display , LCD display, Keyboard display interface and Alarm Controller.

UNIT IV MICROCONTROLLER

Architecture of 8051 – Special Function Registers(SFRs) - I/O Pins Ports and Circuits - Instruction set - Addressing modes - Assembly language programming.

UNIT V INTERFACING MICROCONTROLLER

Programming 8051 Timers - Serial Port Programming - Interrupts Programming – LCD & Keyboard Interfacing - ADC, DAC & Sensor Interfacing - External Memory Interface- Stepper Motor and Waveform generation - Comparison of Microprocessor, Microcontroller, PIC and ARM processors

TOTAL: 45 PERIODS OUTCOMES:

At the end of the course, the students should be able to:

- Understand and execute programs based on 8086 microprocessor.
- Design Memory Interfacing circuits.
- Design and interface I/O circuits.
- Design and implement 8051 microcontroller based systems.

TEXT BOOKS:

- 1. Yu-Cheng Liu, Glenn A.Gibson, —Microcomputer Systems: The 8086 / 8088 Family Architecture, Programming and Design^{II}, Second Edition, Prentice Hall of India, 2007. (UNIT I- III)
- 2. Mohamed Ali Mazidi, Janice Gillispie Mazidi, Rolin McKinlay, —The 8051 Microcontroller and Embedded Systems: Using Assembly and Cl, Second Edition, Pearson education, 2011. (UNIT IV,V)

9

9

9

9

9

Subject Code: EC8691 Subject Name: MICROPROCESSORS AND MICROCONTROLLERS

Year/Semester: III /05 Subject Handler: A.PARIMALA

Unit 1 THE 8086 MICROPROCESSOR

Introduction to 8086 – Microprocessor architecture – Addressing modes - Instruction set and assembler directives – Assembly language programming – Modular Programming - Linking and Relocation - Stacks - Procedures – Macros – Interrupts and interrupt service routines – Byte and String Manipulation.

Q. No.	Questions & Answers
1	What are the types of instruction sets of 8086 microprocessor? BTL 1
	There are eight types of instructions. They are
	Data copy/Transfer instructions
	 Arithmetic & Logical instructions Branch instructions
	 Branch instructions Loop instructions
	 Machine control instructions
	Flag manipulation instructions
	Shift & rotate instructions
	String instructions
2	What are flag manipulation instructions? BTL 1
	The instructions that directly modify the flags of 8086 are called as the flag manipulation instructions. E.g.: CLC clear carry flag, CMC complement carry flag, STC set carry flag , CLD clear direction flag
3	Explain the instructions LODS & STOS. BTL 2
	a)LODS: Load String Byte or String Word
	• The LODS instruction loads the AL/AX register by the content of a string
	 pointed to by DS: SI registers pair. The SI is modified automatically depending on direction flag. If it is a byte
	transfer (LODSB), the SI is modified by one & if it is a word transfer (LODSW),
	the SI is modified by two.
	• No other flags are affected by this instruction.
	 b)STOS: Store String Byte or String Word The STOS instruction stores the AL/AX register contents to a location in the
	string pointed by ES: DI register pair.
	• The DI is modified accordingly.
	No flags are modified by this instruction.
4	Define control transfer instruction & explain their types. BTL 1
	The instructions that transfer the flow of execution of the program to a new address specified in
	the instruction directly or indirectly are called the control transfer or branching instructions.
	They are of two types. Unconditional control transfer instructions : In these types of instructions, the execution
	control is transferred to the specified location independent of any status or condition.
	Conditional control transfer instructions: In these instructions, The control is transferred to
	the specified location provided the result of the previous operation satisfies a particular condition, otherwise, the execution continues in normal flow sequence.
5	What are assembler directives? Give example. BTL 1

	The accompliants a maximum model to a survey that a second large the large state of the l
	The assembler is a program used to convert an assembly language program into the equivalent machine code modules that may be further converted to executable codes. Therefore the hints given to the assembler to complete all these tasks in some predefined alphabetical strings is called an assembler directive. E.g.: DBdefine byte, ENDend of program, EQUequate
6	What is the function of parity flag? (Nov 2013) BTL 1
	The parity flag is set, if the result of the byte operation or lower byte of the word operation contains an even number of ones.
7	Define a MACRO. BTL 1
	A number of instructions appearing again & again in the main program can be assigned as a macro definition (i.e.) a label is assigned to the repeatedly appearing string of instructions. The process of assigning a label or macro name to the string is called defining a macro. A macro within a macro is called a nested macro.
8	Which interrupt has got the highest priority among all the external interrupts? BTL 1
	The Non-Maskable Interrupt pin of 8086 has got the highest priority among the external Interrupts.
9	What are the segment registers present in 8086? BTL 1
	There are four segment registers in 8086. They are
	i. Code Segment register (CS)ii. Data Segment register (DS)
	iii. Extra Segment register (ES) iv. Stack Segment register (SS)
10	What do you mean by instruction pipelining? BTL 1
	While the execution unit executes the previously decoded instruction, the Bus Interface Unit fetches the next instruction and places it in the pre fetched instruction byte queue. This forms a pipeline.
11	What is the use of the Trap flag in the flag register of 8086? BTL 1
	When the Trap flag is set, the processor enters the single step execution mode. A trap interrupt is generated after execution of each instruction. The processor executes the current instruction
L	and the control is transferred to the Trap interrupt service routine.
12	List the instruction formats in 8086 instruction set. BTL 1
12	List the instruction formats in 8086 instruction set. BTL 1 There are six general formats of instruction in 8086. They are
12	 List the instruction formats in 8086 instruction set. BTL 1 There are six general formats of instruction in 8086. They are One byte instruction.
12	List the instruction formats in 8086 instruction set. BTL 1 There are six general formats of instruction in 8086. They are
12	 List the instruction formats in 8086 instruction set. BTL 1 There are six general formats of instruction in 8086. They are One byte instruction. Register to Register. Register to/from Memory with no Displacement. Register to/from memory with Displacement.
12	 List the instruction formats in 8086 instruction set. BTL 1 There are six general formats of instruction in 8086. They are One byte instruction. Register to Register. Register to/from Memory with no Displacement. Register to/from memory with Displacement. Immediate operand to Register.
12	 List the instruction formats in 8086 instruction set. BTL 1 There are six general formats of instruction in 8086. They are One byte instruction. Register to Register. Register to/from Memory with no Displacement. Register to/from memory with Displacement. Immediate operand to Register. Immediate operand to Memory with 16-bit Displacement. List the various addressing modes of 8086? (May 2018) What are the addressing modes of
	 List the instruction formats in 8086 instruction set. BTL 1 There are six general formats of instruction in 8086. They are One byte instruction. Register to Register. Register to/from Memory with no Displacement. Register to/from memory with Displacement. Immediate operand to Register. Immediate operand to Memory with 16-bit Displacement.
	 List the instruction formats in 8086 instruction set. BTL 1 There are six general formats of instruction in 8086. They are One byte instruction. Register to Register. Register to/from Memory with no Displacement. Register to/from memory with Displacement. Immediate operand to Register. Immediate operand to Memory with 16-bit Displacement. List the various addressing modes of 8086? (May 2018) What are the addressing modes of sequence control transfer instructions in 8086? Give example. BTL 1 Immediate eg: Mov AX,0005H. Direct eg:Mov AX,[5000H].
	 List the instruction formats in 8086 instruction set. BTL 1 There are six general formats of instruction in 8086. They are One byte instruction. Register to Register. Register to/from Memory with no Displacement. Register to/from memory with Displacement. Immediate operand to Register. Immediate operand to Memory with 16-bit Displacement. List the various addressing modes of 8086? (May 2018) What are the addressing modes of sequence control transfer instructions in 8086? Give example. BTL 1 Immediate eg: Mov AX,0005H.

	Register Relative eg:		50111	v ı]
	 Register Relative eg:n Based Indexed eg:Mo 		-	-							
	Relative Based Indexed				[RY]	[12]					
14	What are the differences between						T 1				
17	8-bit microprocessor	16-bit 1				5) DI					
	It is capable of addressing 28	It is cap		-		o 2 ¹⁶	memo	rv loo	ration	s	
	memory locations	10 15 04		or add	105511	52	menic	<i>i</i> y 100	Julion	5	
	Low speed	High sp	beed								
	It can be configured only in single	It can		onfigu	red	in sir	ngle p	cocess	or mo	ode an	d
	processor mode	multipr	ocess	or mo	de						
15	How is the physical address genera 20 bit address in 8086? (Nov 2013)	(Apr/Ma	ay 20	17) B7	ГL 1						
	The content of the segment register of and to this result, content of an offse		-								
	20-bit physical address. eg: segment address	1	005H	r							
	eg: segment address Offset address		5555H								
	Segment address			0000	000 0	101					
	Shifted by 4 bit positi			0000			000				
						+					
	Offset address			0101 (
	Physical address			0101 (
			1	5	5	A	5				
16	Explain XLAT instruction. BTL 2										
	• The XLAT (Translate) in	struction	replac	es a b	vte ir	the A	L reg	ister v	with a	byte	
	from a 256-byte, user cod		-		<i>J</i> ••• •••		2			- J · ·	
	• XLAT is useful for transl				one	code t	o ano	her li	ke AS	SCII to)
	EBCDIC and ASCII to H	EX etc.									
17	Draw the PSW format for 8086.(M	lay/June) BTL	2						
	B1 B1 B1 B1 B1 B	1 B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
	5 4 3 2 1 0	E IE		<u>an</u>					DE	TT	<u>C</u>
		F IF	TF	SF	ZF		AF	U	PF	U	CF
	U: Undefined; CF : Carry flag PF: Parity flag- set if result has even			y carr	-	of MS / carry		usad	for P	CD	
	operation; ZF : Zero flag - set if resu	1 V ·			-	- set i	-			CD	
	TF : Trap flag - set to enable si									to en	able
	interrupt ;DF : Direction flag - set to							-	-		
	Overflow flag - used for signed arith						•			,	
18	Explain the function of TEST pin i	in 8086 B	STL 2								
	This input is examined by a "WAIT"				-						
	instruction, it enters into wait state (I										
10	come out from the idle state and cont	inues the	exec	ution;	other	wise 1	ı rema	uns in	i an id	he stat	le.
19	Give the operation of CBW and T										
	CBW instruction converts the by						•		-	-	
	throughout the register AH. TEST		-			ical A	ND	operat	ion o	of the	two
	operands updating the flag registers	without s	aving	the re	sult						
20	What do you mean by addressing	modes? (May	2014)	BTL	1					

	The addressing modes clearly specify the location of the operand and also how its location may be determined.
21	What is meant by a vectored interrupt? (May 2014) BTL 1
	There is an interrupt vector table which stores the information regarding the location of interrupt service routine (ISR) of various interrupt. Whenever an interrupt occurs the memory location of ISR is determined using the vector table and the program control branches to ISR after saving the flags and the program location.
22	 Write about the different types of interrupts supported in 8086. (May 2015) BTL1 Interrupts in 8086 are classified into three. They are: i) Pre defined interrupt Type 0 to Type 4 interrupts. ii) Hardware interrupt Mask able interrupt and Non Mask able interrupt iii) Software interrupt(INT n) 256 types of software interrupt.
23	Define Stack. (May/June 2016) (Apr/May 2017) BTL 1
	A stack pointer is a small register that stores the address of the last program request in a stack . A stack is a specialized buffer which stores data from the top down. As new requests come in, they "push down" the older ones.
24	What are Macros .MAY 2018, APRIL/MAY 2019 BTL 1
	When procedure is called within the main program by an assembler, the program control will be transferred to the procedures starting address and starts execution of a group of instructions available in the procedure. In macros, whenever macro is called by its name, each time the assembler will insert the defined group of instructions in the main program itself i.e., program control is not transferred anywhere.
25	Given that (BX=0158. (D I)=10A5 Displacement =1B57 (DS)=2100 .Determine the effective address and physical address for the following addressing modes. (a) Register In direct (b).Relative based indexed. April/may 2019 BTL 1
	segment address1005HOffset address5555HSegment address0001 0000 0000 0101Shifted by 4 bit positions0001 0000 0000 0101 0000
	$\begin{array}{cccc} & & & & & & & & & & & & & & & & & $
26	 What is the need for interrupts in microprocessor operations?(DECEMBER 2018) BTL 1 To perform subtask and subprogram To increase system speed During execution of certain task with the program has to transfer to other program operation.

What are Byte and string manipulation? (DECEMBER 2018) BTL 1
In byte manipulation, the arithmetic and logical operations are performed on byte data.
Eg: AND & OR operation. When same arithmetic or logical operation is performed on multiple bytes one by one ,the
operation is called string manipulation. Eg: MOVSB ,STOSB
PART B/ UNIT I
Discuss in detail the three types of interrupt system of Intel 8086. (May 2014) (Apr/May 2016, 2017) (13M) <u>APRIL/ MAY 2019</u> BTL 6
Ans: Refer Yu-Cheng Liu, Glenn A.Gibson, "Microcomputer systems: The 8086 / 8088 Family -Architecture, Programming and Design", Second Edition, Prentice Hall of India, 2007.PG.NO:169-173
• 8086 can implement seven different types of interrupts.
• NMI and INTR are external interrupts implemented via <i>Hardware</i> .
• INT n, INTO and INT3 (breakpoint instruction) are software interrupts implemented through <i>Program</i> .
 The 'divide-by-0' and 'Single-step' are interrupts <i>initiated by CPU</i>.



The lower and upper ends of the memory map are shown separately — carmarking some spa

JIT-2106/ECE/Ms.A.Parimala/IIIrd Yr/SEM 05/EC8691/MICROPROCESSORS AND MICROCONTROLLERS/UNIT 1-5/QB+Keys/Ver2.0



	Prefix	Used with	Meaning
	REP	MOVS STOS	Repeat while not end of string $CX \neq 0$
	REPE/REPZ	CMPS SCAS	Repeat while not end of string and strings are equal CX ≠ 0 and ZF = 1
	REPNE/REPNZ	CMPS SCAS	Repeat while not end of string and strings are not equal CX ≠ 0 and ZF = 0
DATA SEGN ARR DB 5,3,	/IENT 7,1,9,2,6,8,4,10		
LEN DW \$-A SUM DW ?	ARR		
DATA ENDS CODE SEGN			
	S:DATA CS:CODE		
START: MOV AX,DA	ላጥል		
MOV DS,AX			
LEA SI,ARR			
MOV AX,0 MOV CX,LE	'N		
REPEAT:	11		
MOV BL,AR	.R[SI]		
MOV BH,0			
ADD AX,BX INC SI			
UNC SI	ΔΤ		
LOOP REPE			
LOOP REPE MOV SUM,A	'H		
	Ή		
LOOP REPE MOV SUM,A MOV AH,4C			

	Mnemonic	Meaning	Format	Operation	8
	LOOP	Loop	LOOP Short-label	(CX)←(CX) – 1	Ś.
				Jump is initiated to location defined by short-label if (CX)	
				≠ 0; otherwise, execute next sequential instruction.	
	LOOPE/LOOPZ	Loop while equal/loop while zero	LOOPE/LOOPZ Short-label	$(CX)\leftarrow(CX) - 1$ Jump to the location by short- label if $(CX) \neq 0$ and $(ZF) = 1$; otherwise execute next sequential instruction.	
	LOOPNE/ LOOPNZ	Loop while not equal/ loop while not zero	LOOPNE/LOOPNZ Short-label	$(CX) \leftarrow (CX) - 1$ Jump to the location defined by short label if $(CX) \neq 0$ and $(ZF) = 0$; otherwise execute next sequential instruction	(3M)
	RES DW? DATA ENDS ASSUME CS: COL CODE SEGMENT START: MOV AX MOV DS, AX MOV AL, VAR1 MOV AL, VAR1 MOV BL, VAR2 MUL BL MOV RES, AX MOV AH, 4CH INT 21H CODE ENDS	1			
	END START		e	(7M)	
6	mode of 8086. (13)		for input and ou	tput operation in I/O mapped I	/0
		· ·	licroprocessors a	and Interfacing, Programming	and
	Hardware:,TMH, 2	012 PG.NO:B3 &B3	5		
		-	-	is address space is allocated to gned to memories and some to	
	• The address fo memories. An I assigned to each	VO device is also treat h memory location and	nted as a memory l nd one address is a	dresses which have been assign location. In this scheme one addressigned to each I/O device.	ess is
	transferring dat	a from and to either r	nemory or I/O dev		
	location or an i		egister D, dependir	r one byte of data from a me ng on whether the address in the input device.	
	• If H-L contains location to regist transferred from	s address of a memo ster D, while if H-L j n that input device to	ry location, data v pair contains the a register D.	will be transferred from that me ddress of an input device, data w	vill be
				scheme, IO/ M signal is not us device is interfaced in the same	ed to



 Binary data.(3M) (May 2015) (Apr/May 2017). APRIL/MAY 2019,NOV /DEC 2019. BTL 5 Ans: Refer Yu-Cheng Liu, Glenn A.Gibson, "Microcomputer systems: The 8086 / 8088 Family -Architecture, Programming and Design", Second Edition, Prentice Hall of India, 2007.PG.NO:26-33 	 will continue, else the processor remains in an idle state. The input is synchronized internally during each clock cycle on leading edge of clock. (1M) 10 Explain briefly about internal hardware architecture of 8086 microprocessor with a neat diagram.(10M) Write a 8086 assembly language program to convert BCD data - Binary data.(3M) (May 2015) (Apr/May 2017). APRIL/MAY 2019,NOV /DEC 2019. BTL 5 Ans: Refer Yu-Cheng Liu, Glenn A.Gibson, "Microcomputer systems: The 8086 / 8088 Family -Architecture, Programming and Design", Second Edition, Prentice Hall of India, 2007.PG.NO:26-33 It is a 16-bit Microprocessor (µp).It's ALU, internal registers works with 16bit binary word. 8086 has a 20 bit address bus can access up to 220= 1 MB memory locations. 8086 has a 16bit data bus. It can read or write data to a memory/port either 16bits or 8 bit at a time. It can support up to 64K I/O ports. It provides 14, 16-bit registers. Frequency range of 8086 is 6-10 MHz It requires single phase clock with 33% duty cycle to provide internal timing. It can prefetch upto 6 instruction bytes from memory and queues them in order to speed up instruction execution. It requires +5V power supply. A 40 pin dual in line package. 8086 is designed to operate in two modes, Minimum mode and Maximum mode. The minimum mode is selected by applying logic 1 to the MN / MX# input pin. This is a single microprocessor configuration. 	K	LOULATION, 2017 ACADEMIC TEAK, 2020-
 neat diagram.(10M) ii) Write a 8086 assembly language program to convert BCD data Binary data.(3M) (May 2015) (Apr/May 2017). APRIL/MAY 2019,NOV /DEC 2019. BTL 5 Ans: Refer Yu-Cheng Liu, Glenn A.Gibson, "Microcomputer systems: The 8086 / 8088 Family -Architecture, Programming and Design", Second Edition, Prentice Hall of India, 2007.PG.NO:26-33 It is a 16-bit Microprocessor (µp).It's ALU, internal registers works with 16bit binary word. 8086 has a 20 bit address bus can access up to 220= 1 MB memory locations. 8086 has a 16bit data bus. It can read or write data to a memory/port either 16bits or 8 bit at a time. It can support up to 64K I/O ports. It provides 14, 16 -bit registers. Frequency range of 8086 is 6-10 MHz It requires single phase clock with 33% duty cycle to provide internal timing. It can prefetch upto 6 instruction bytes from memory and queues them in order to speed up instruction execution. It requires +5V power supply. A 40 pin dual in line package. 8086 is designed to operate in two modes, Minimum mode and Maximum mode. The minimum mode is selected by applying logic 1 to the MN / MX# input pin. This is a single microprocessor configuration. 	 neat diagram.(10M) ii) Write a 8086 assembly language program to convert BCD data Binary data.(3M) (May 2015) (Apr/May 2017). APRIL/MAY 2019,NOV /DEC 2019. BTL 5 Ans: Refer Yu-Cheng Liu, Glenn A.Gibson, "Microcomputer systems: The 8086 / 8088 Family -Architecture, Programming and Design", Second Edition, Prentice Hall of India, 2007.PG.NO:26-33 It is a 16-bit Microprocessor (µp).It's ALU, internal registers works with 16bit binary word. 8086 has a 20 bit address bus can access up to 220=1 MB memory locations. 8086 has a 16bit data bus. It can read or write data to a memory/port either 16bits or 8 bit at a time. It can support up to 64K I/O ports. It provides 14, 16 -bit registers. Frequency range of 8086 is 6-10 MHz It requires single phase clock with 33% duty cycle to provide internal timing. It can prefetch upto 6 instruction bytes from memory and queues them in order to speed up instruction execution. It requires +5V power supply. A 40 pin dual in line package. 8086 is designed to operate in two modes, Minimum mode and Maximum mode. The maximum mode is selected by applying logic 1 to the MN / MX# input pin. This is a single microprocessor configuration. The maximum mode is selected by applying logic 0 to the MN / MX# input pin. This is a sulti micro processor configuration. 		will continue, else the processor remains in an idle state. The input is synchronized internally
 a single microprocessor configuration. The maximum mode is selected by applying logic 0 to the MN / MX# input pin. This is a multi micro processors configuration. 	 a single microprocessor configuration. The maximum mode is selected by applying logic 0 to the MN / MX# input pin. This is a multi micro processors configuration. 		 neat diagram.(10M) ii) Write a 8086 assembly language program to convert BCD data Binary data.(3M) (May 2015) (Apr/May 2017). APRIL/MAY 2019,NOV /DEC 2019. BTL 5 Ans: Refer Yu-Cheng Liu, Glenn A.Gibson, "Microcomputer systems: The 8086 / 8088 Family -Architecture, Programming and Design", Second Edition, Prentice Hall of India, 2007.PG.NO:26-33 It is a 16-bit Microprocessor (µp).It's ALU, internal registers works with 16bit binary word. 8086 has a 20 bit address bus can access up to 220= 1 MB memory locations. 8086 has a 16bit data bus. It can read or write data to a memory/port either 16bits or 8 bit at a time. It can support up to 64K I/O ports. It provides 14, 16 -bit registers. Frequency range of 8086 is 6-10 MHz It has multiplexed address and data bus AD0- AD15 and A16 – A19. It requires single phase clock with 33% duty cycle to provide internal timing. It can prefetch upto 6 instruction bytes from memory and queues them in order to speed up instruction execution. It requires +5V power supply. A 40 pin dual in line package. 8086 is designed to operate in two modes, Minimum mode and Maximum mode.
	B-BUS B-		 It requires +5V power supply. A 40 pin dual in line package. 8086 is designed to operate in two modes, Minimum mode and Maximum mode. The minimum mode is selected by applying logic 1 to the MN / MX# input pin. This is a single microprocessor configuration. The maximum mode is selected by applying logic 0 to the MN / MX# input pin. This is a multi micro processors configuration.
AH AL BH BL CH CL DH DL BP BP SI DI Operands Flags (10M)			DATA SEGMENT BCD DW 27H BIN DW ? DATA ENDS CODE SEGMENT

JIT-2106/ECE/Ms.A.Parimala/IIIrd Yr/SEM 05/EC8691/MICROPROCESSORS AND MICROCONTROLLERS/UNIT 1-5/QB+Keys/Ver2.0

ASSUME CS:CODE,DS:DATA	
START: MOV AX,DATA	
MOV DS,AX	
MOV AX,BCD	
AND AX,07H	
MOV BX,AX	
MOV AX,BCD	
AND AX,0F0H	
MOV CX,0AH	
MUL CX	
ADD AX,BX	
MOV BIN,AX	
MOV AH,4CH	
INT 21H	
CODE ENDS	
END START	(3M)
	. ,
 ii) Explain briefly about interrupt handling process in 8086.(7) (May 2015) Ans: Refer. Doughlas V.Hall, "Microprocessors and Interfacing, Pro- Hardware:,TMH, 2012 PG.NO:6.31-6.32 ASSUME : assume logical segment name It is used to assign the names of the logical segments used in the program. Syntax : ASSUME segment register : name Eg) ASSUME CS : CODE ASSUME DS : DATA DD : Define Double Word It is used to reserve four bytes Syntax : Name of the variable DD Initial values Eg) number DD 12345678 EQU : Equate It is used to assign a label with a value or a symbol. The use of this directive is the second second	gramming and (2M) (2M)
the recurrence of the numerical values or constants in a program.	
Syntax : name EQU expression/text	
Eg) label EQU 0500H	
Addition EQU ADD	(2M)
When an interrupt occurs (hardware or software), the following things happen: T flags register, CS and IP are pushed on to the stack.TF and IF are cleared which step and INTR interrupts respectively. Program jumps to the starting address of of ISS, when IRET is executed in the last line, the contents of flag register, CS a popped out of the stack and placed in the respective registers. When the flags are and TE get had their provious values.	disable single ISS. At the end nd IP are

and TF get back their previous values.





	AH is incremented by one. If the value in the lower nibble of AL is greater than 9 than the AL is incremented by 06, AH is incremented by 1, the AF and CF flags are set to 1, and the higher 4 bits of AL are cleared to 0. The remaining flags are unaffected. The AH is modified as sum of previous contents (usually 00) and the carry from the adjustment. This instruction does not gives exact ASCII codes of the sum, but they can be obtained by adding 3030H to AX. (3M) AAS: ASCII Adjust AL After Subtraction AAS instruction corrects the result in AL register after subtracting two unpacked ASCII operands. The result is in unpacked decimal format. If the lower 4 bits of AL register are greater than 9 or if the AF flag is 1, the AL is
	decremented by 6 and AH register is decremented by 1, the CF and AF are set to 1. Otherwise, the CF and AF are set to 0, the result needs no correction. As a result, the upper nibble of AL is 00 and the lower nibble may be any number from 0 to 9. The procedure is similar to the AAA instruction. AH is modified as difference of the previous contents (usually zero) of AH and the borrow for adjustment.
2	Explain the operations of instructions queue residing in BIU (May 2017) (15M) BTL 6
	 The instruction queue is 6-bytes in length, operates on FIFO basis, and receives the instruction codes from memory. BIU fetches the instructions meant for the queue ahead of time from memory. In case of JUMP and CALL instructions, the queue is dumped and newly formed from the new address.
	Overlapping phases $ \begin{bmatrix} BIU & F_1 & F_2 & F_3 & & & & \\ F_1 & F_2 & F_3 & & & & \\ & & & & & & \\ EU & & D_1 & E_1 & D_2 & E_2 & D_3 & E_3 & & \\ & & & & & & & & \\ EU & & & & & & & & \\ EU & & & & & & & & \\ EU & & & & & & & & \\ EU & & & & & & & & \\ EU & & & & & & & & \\ EU & & & & & & & & \\ EU & & & & & & & & \\ EU & & & & & & & & \\ EU & & & & & & & & \\ EU & & & & & & & & \\ EU & & & & & & & & \\ EU & & & & & & & & \\ EU & & & & & & & & \\ EU & & & & & & & & \\ EU & & & & & & \\ EU & & & & & & \\$
	Time required for execution of two instructions because of pipelining
	J E=Execute (15M)
3	 Explain the Programmers model of 8086 (May 2018) (15M) BTL 5 Data group, pointers and index group, status and control flag group and segment group. The data group consists of AX (accumulator), BX (base), CX (count) and DX (data). Pointer and Index group consist of SP (Stack pointer), BP (Base pointer), SI (Source Index), DI (Destination index) and IP (Instruction pointer). Segment group consists of ES (Extra Segment), CS (Code Segment), DS (Data Segment) and SS (Stack Segment). Control flag group consists of a single 16-bit flag register.

Т

			_	
Accumulator AX	AH	AL	1)	
Base register BX	BH	BL	IL	General purpose
Counter CX	СН	CL	1ſ	registers
Data DX	DH	DL	IJ.	
Stack pointer		SP	٦١	
Base pointer		BP	}	Pointers
Instruction pointer		IP	IJ	
Source index		SI	l	Index
Destination index		DI	1	registers
Code segment		CS		
Data segment	l	DS		Segment
Stack segment		SS	Ιſ	registers
Extra segment		ES	IJ	
		FLAGS	1	Status register

UNIT II

8086 signals – Basic configurations – System bus timing –System design using 8086 – I/O programming - Introduction to Multiprogramming - System Bus Structure - Multiprocessor configurations - Coprocessor, Closely coupled and loosely Coupled configurations -Introduction to advanced processors. **O**. **Ouestions & Answers** No. 1 What is meant by multiprocessor system? BTL 1 If a microprocessor system contains two or more components that can execute instructions independently then the system is called as multiprocessor system. What is meant by multiprogramming? (Apr/May 2017) BTL 1 2 Multitasking has the same meaning of multiprogramming but in a more general sense, as it refers to having multiple (programs, processes, tasks, threads) running at the same time. This term is used in modern operating systems when multiple tasks share a common processing resource (e.g., CPU and Memory). Multiprogramming is a rudimentary form of parallel processing in which several programs are run at the same time on a uniprocessor. Since there is only one processor, there can be no true simultaneous execution of different programs. What is closely coupled configuration BTL 1 3 If the processor supporting processor, clock generator, bus control logic, memory and I/O System, communicate shared memory then it is called closely coupled system. What the advantages are of loosely coupled? BTL 1 APRIL/MAY 2019 BTL 1 4 Better system throughput by having more than one processor. A greater degree of parallel processing can be achieved. • System structure is more flexible. • A failure in one module does not cause any breakdown of the system. What is meant by memory contention & hot spot contention? BTL 1 5 A memory module can handle only one access request at a time. Hence when several processors request the same memory module it gives rise to memory contention. When several processors repeatedly across the same memory location, it gives rise to hot spot contention. What is meant by bus arbitration? BTL 1 6 The mechanism which decides the selection of current master to access bus is known as bus arbitration. What are the advantages of Daisy Chaining? BTL 1 7 It is simple and cheaper method It requires the least number of lines and this number is independent of the number of masters in the system. What is meant by bus arbitration? BTL 1 8 The mechanism which decides the selection of current master to access bus ia called bus arbitration. What is meant by Numeric processor? BTL 1 9 The numeric processor 8087 is a coprocessor which has been specially designed to work under the control of the processor 8086 and to support additional numeric processing capabilities. On which data types can memory operands operate? BTL 1 10 1. Word integer, 2.Short integer, 3.Long integer, 4.Packed BCD, 5.Short real, 6Long Real 7. Temporary real What is the use of TC STOP Mode? BTL 1 11 If the TC Stop bit is set the channel is disabled after the TC output goes high, thus automatically preventing further DMA Operation on that channel. What are advantages of coprocessor? (May 2014) BTL 1 12 The co-processors & supplementary processors which can fetch operands & execute it. It can

	read CPU status & queue status, make bus and interrupt request, receive reset & ready signals, receive bus grants, maintain an instruction queue decode the external op code.
13	What is co-processor? (Nov 2013) BTL 1
15	The 8086/8088 must be supplemented with co-processors that extends the instruction set to allow the necessary special computations to be accomplished more efficiently. Eg: 8087 Numeric Data Processor.
14	What is a Floating point Coprocessor? (Nov 2013) BTL 1
	The floating point coprocessor uses real data types or floating point types of the following format: Real data $X=\pm 2^{exp}\times mantissa$, which may vary from extremely small to extremely large values.
15	What is meant by loosely coupled configuration? (May 2014) (Apr/May 2016) BTL 1 In a loosely coupled multiprocessor system each CPU has its own bus control logic and bus arbitration is resolved by extending this logic and adding external logic that is common to all the modules.
16	Differentiate external vs. internal bus. (Apr/May 2016) BTL 4 The internal data bus is the one responsible for transferring the data between the data registers and each other or between the data registers and the CPU. The external data bus transfers the data between the internal registers and the external memory or directly to the output.
17	Define Bus. Why Bus request and cycle stealing are required? (May 2015) BTL 1
	Bus is a group of parallel conductors which carries data,
	address and control signals from one unit to another unit.
	Bus request and Cycle stealing are required to access the
	RAM without interfering with the CPU. It is similar to
	DMA for allowing I/O controllers to read or write RAM
	without CPU intervention.
18	Draw the read cycle timing diagram for minimum mode. (May 2015) BTL 2
18	Draw the read cycle timing diagram for minimum mode. (May 2015) BTL 2
18	Draw the read cycle timing diagram for minimum mode. (May 2015) BTL 2
18	Draw the read cycle timing diagram for minimum mode. (May 2015) BTL 2
18	Draw the read cycle timing diagram for minimum mode. (May 2015) BTL 2
18	Draw the read cycle timing diagram for minimum mode. (May 2015) BTL 2
18	Draw the read cycle timing diagram for minimum mode. (May 2015) BTL 2
18	Write some example for advanced processor. (Apr/May 2017) BTL 1
	Write some example for advanced processor. (Apr/May 2017) BTL 1 ARM Processor
19	Write some example for advanced processor. (Apr/May 2017) BTL 1 ARM Processor AMD Processor
	Write some example for advanced processor. (Apr/May 2017) BTL 1 ARM Processor AMD Processor What is the function of BHE signal in 8086? BTL 1 BHE signal means Bus High Enable signal. The BHE signal is made low when there is some
19	Write some example for advanced processor. (Apr/May 2017) BTL 1 ARM Processor AMD Processor What is the function of BHE signal in 8086? BTL 1
19	Write some example for advanced processor. (Apr/May 2017) BTL 1 ARM Processor AMD Processor What is the function of BHE signal in 8086? BTL 1 BHE signal means Bus High Enable signal. The BHE signal is made low when there is some read or write operation is carried out. ie .When ever the data bus of the system is busy i.e. whenever there is some data transfer then the BHE signal is made low. State the significance of LOCK signal in 8086? BTL 1
19	Write some example for advanced processor. (Apr/May 2017) BTL 1 ARM Processor AMD Processor What is the function of BHE signal in 8086? BTL 1 BHE signal means Bus High Enable signal. The BHE signal is made low when there is some read or write operation is carried out. ie .When ever the data bus of the system is busy i.e. whenever there is some data transfer then the BHE signal is made low. State the significance of LOCK signal in 8086? BTL 1 If 8086 is working at maximum mode, there are multiprocessors are present. If the system bus
19	Write some example for advanced processor. (Apr/May 2017) BTL 1 ARM Processor AMD Processor What is the function of BHE signal in 8086? BTL 1 BHE signal means Bus High Enable signal. The BHE signal is made low when there is some read or write operation is carried out. ie .When ever the data bus of the system is busy i.e. whenever there is some data transfer then the BHE signal is made low. State the significance of LOCK signal in 8086? BTL 1 If 8086 is working at maximum mode, there are multiprocessors are present. If the system bus is given to a processor then the LOCK signal is made low. That means the system bus is busy
19	 Write some example for advanced processor. (Apr/May 2017) BTL 1 ARM Processor AMD Processor What is the function of BHE signal in 8086? BTL 1 BHE signal means Bus High Enable signal. The BHE signal is made low when there is some read or write operation is carried out. ie .When ever the data bus of the system is busy i.e. whenever there is some data transfer then the BHE signal is made low. State the significance of LOCK signal in 8086? BTL 1 If 8086 is working at maximum mode, there are multiprocessors are present. If the system bus is given to a processor then the LOCK signal is made low. That means the system bus is busy and it cannot be given of any other processors. After the use of the system bus again the LOCK
19	Write some example for advanced processor. (Apr/May 2017) BTL 1 ARM Processor AMD Processor What is the function of BHE signal in 8086? BTL 1 BHE signal means Bus High Enable signal. The BHE signal is made low when there is some read or write operation is carried out. ie .When ever the data bus of the system is busy i.e. whenever there is some data transfer then the BHE signal is made low. State the significance of LOCK signal in 8086? BTL 1 If 8086 is working at maximum mode, there are multiprocessors are present. If the system bus is given to a processor then the LOCK signal is made low. That means the system bus is busy
19 20 21	 Write some example for advanced processor. (Apr/May 2017) BTL 1 ARM Processor AMD Processor What is the function of BHE signal in 8086? BTL 1 BHE signal means Bus High Enable signal. The BHE signal is made low when there is some read or write operation is carried out. ie .When ever the data bus of the system is busy i.e. whenever there is some data transfer then the BHE signal is made low. State the significance of LOCK signal in 8086? BTL 1 If 8086 is working at maximum mode, there are multiprocessors are present. If the system bus is given to a processor then the LOCK signal is made low. That means the system bus is busy and it cannot be given of any other processors. After the use of the system bus again the LOCK signal is made high. That means it is ready to give the system bus to any processor.
19	Write some example for advanced processor. (Apr/May 2017) BTL 1 ARM Processor AMD Processor What is the function of BHE signal in 8086? BTL 1 BHE signal means Bus High Enable signal. The BHE signal is made low when there is some read or write operation is carried out. ie .When ever the data bus of the system is busy i.e. whenever there is some data transfer then the BHE signal is made low. State the significance of LOCK signal in 8086? BTL 1 If 8086 is working at maximum mode, there are multiprocessors are present. If the system bus is given to a processor then the LOCK signal is made low. That means the system bus is busy and it cannot be given of any other processors. After the use of the system bus again the LOCK signal is made high. That means it is ready to give the system bus to any processor. What are the functions of status pins in 8086? BTL 1
19 20 21	 Write some example for advanced processor. (Apr/May 2017) BTL 1 ARM Processor AMD Processor What is the function of BHE signal in 8086? BTL 1 BHE signal means Bus High Enable signal. The BHE signal is made low when there is some read or write operation is carried out. ie .When ever the data bus of the system is busy i.e. whenever there is some data transfer then the BHE signal is made low. State the significance of LOCK signal in 8086? BTL 1 If 8086 is working at maximum mode, there are multiprocessors are present. If the system bus is given to a processor then the LOCK signal is made low. That means the system bus is busy and it cannot be given of any other processors. After the use of the system bus again the LOCK signal is made high. That means it is ready to give the system bus to any processor.

	0 1 0 Write I/O 0 1 1 Halt
	1 0 0Code access
	1 0 1 Read memory
	1 1 0 Write memory
	1 1 1inactive
	S4 S3
	0 0I/O from extra segment 0 1I/O from Stack Segment
	1 0I/O from Code segment
	1 1I/O from Data segment
	S5Status of interrupt enable flag
	S6Hold acknowledge for system bus
	S7 Address transfer
23	Give the functions of coprocessor. BTL 1
	Coprocessors cannot fetch instructions from memory, execute program flow control
	instructions, do input/output operations, manage memory, and so on. The coprocessor requires
	the host (main) processor to fetch the coprocessor instructions and handle all other operations
	aside from the coprocessor functions. In some architecture, the coprocessor is a more general-
	purpose computer, but carries out only a limited range of functions under the close control of a supervisory processor.
	supervisory processor.
24	What is the need for multi processor system? BTL 1
	Due to the limited data width and lack of floating point arithmetic instructions, 8086 requires
	many instructions for computing even single floating point operation. For this NDP (8087) is
	used.Some processor like DMA controllers can help 8086 with low level operations while the
	CPU can take care of high level operations.
25	What is Multiprocessing? NOV/DEC 2018 BTL 1
25	Multiprocessing is the use of two or more central processing units (CPUs) within a single
	computer system. The term also refers to the ability of a system to support more than one
	processor and/or the ability to allocate tasks between them.
30	Define system bus timing. BTL 1
	Timing diagram of 8086 bus cycles includes general bus operation, memory & I/O read cycle
	and memory & I/O write cycle in minimum mode operation. memory & I/O read cycle and
	memory & I/O write cycle in maximum mode operation. Interrupt acknowledgement, bus request, bus grant timing in minimum and maximum mode operation.
	request, ous grant timing in minimum and maximum mode operation.
31	Draw the format of the Flag register. <u>APRIL/ MAY 2019</u> BTL 1



Programmed I/O:

• I/O operations will mean a data transfer between an I/O device and memory or between an I/O device and the CPU. If any computer system I/O operations are completely controlled by the CPU, then that system is said to be using 'programmed I/O'.



JIT-2106/ECE/Ms.A.Parimala/IIIrd Yr/SEM 05/EC8691/MICROPROCESSORS AND MICROCONTROLLERS/UNIT 1-5/QB+Keys/Ver2.0





	SKIP: PRINT MSG2	
	CODE ENDS	
		(13M)
		(13WI)
7	 With neat block diagram explain the architecture of 8086 in minim configuration. Also explain the bus timing diagram for input and output tremaximum mode. <u>APRIL/MAY 2019 BTL 3</u> 1.A minimum mode of 8086 configuration depicts a standalone system of computer other processor is connected. This is similar to 8085 block diagram with the followid difference. 2. The Data transceiver block which helps the signals traveling a longer distance to up. Two control signals data transmit/ receive are connected to the direction input o (Transmitter/Receiver) and DEN* signal works as enable for this block. Steps: For interfacing memory module to 8086, it is necessary to have odd and even men banks. This is implemented by using two EPROMs and two RAMs. Data lines connected to do bank of EPROM and RAM, and data lines D7 - D0 are conne bank of EPROM and RAM. Address lines are connected to EPROM and RAM as per their capacities. RD signal is connected to the output enable (0E) signals of EPROMs and RAMs. WR signal is connected to WR signal of RAMs. Two separate decoders are used to Generate chip select signals for memory and I/devices. These chip select signals are logically ORed with either BHE or to generate chip select signals. RD and WR signals are connected to the RD and WR signals of I/O device. Data lines D15-D0 are connected to the data lines of I/O device 	ansfer on a where no ng get boosted f transceiver nory DI5-D8 are cted to even
	RD WR CS _H RAM CS _L EPROM VO	
	DATA BUS	121()
		13M)
8	Explain the pin details of 8086 <u>APRIL/MAY 2018</u> BTL 3 (13M)	





The Fig. shows nonhierarchical loosely coupled multiprocessor system. In loosely coupled systems, each processor has a set of input-output devices and a large local memory where it accesses most of the instructions and data. The processor, its local memory and input-output interfaces are together called computer module. Processes which execute on different computer modules communicate by exchanging messages through a Message Transfer System (MTS). The coupling in such a system is very loose. Hence, such systems are also referred to as a distributed systems.



(15M)

2 Discuss Multiprogramming concept in detail (15M) BTL 3 (May 2015)

Multiprogramming:

A process can be defined as a programming unit which performs an independent task. A processor that process (execute) serially, because it can process one task at a time that's why it is called **uniprogramming system. In a multiprogramming** environment, the codes for two 'or' more processes are in memory at the same time and are executed by time-multiplexing.

The performance of a system is generally measured in terms of the number of jobs completed in a time period (that is referred as **system through put**).

The following Figure presents completion of a task consisting two processes P1 and P2 by using

uniprogramming.

1) The P1 starts and continue until F/O is required (Point A), then FÍO is initialized and the processing continues in parallel with 1/0 until the processing requires the input data. At this time it should wait until I/O is finished (Point B).

The 110 in finished (Point C) the processing is resumed and the same description applies to point D, E and F. At the end of P1, P2 can start which has the same operation as that P1.



UNIT III I/O INTERFACING

Memory Interfacing and I/O interfacing - Parallel communication interface – Serial communication interface – D/A and A/D Interface - Timer – Keyboard /display controller – Interrupt controller – DMA controller – Programming and applications Case studies: Traffic Light control, LED display, LCD display, Keyboard display interface and Alarm Controller.

Part A
Q. No.
Questions & Answers

1	Name the Command word to set bit PC, using BSR mode. BTL 1
	0 D6 D5 D4 D3 D2 D1 D0
	D6,D5,D4 – Don't Care
	D3,D2,D1- Bit Select
	Do- Bit set. Reset
2	Why the 8255A is designed so that only the bits in PORT C can be set/reset? BTL 1
	Since the pins are designed to activate for selecting Port A
	and Port B.
3	What is the use of BSR mode in 8255 BTL 1
_	It is used for setting and Reset the Bits
4	List the advantages and disadvantages of parallel communication over serial
	communication. (Apr/May 2016) BTL 1
	For transferring data between computers, laptops two methods are used, namely, Serial
	Transmission and Parallel Transmission. There are some similarities and dissimilarities
	between them. One of the primary differences is that; in Serial Transmission data is sent bit by
	bit whereas, in Parallel Transmission a byte (8 bits) or character is sent.
5	What is key bouncing? (Apr/May 2016) BTL 1
	When a key is pressed the contact bounce back and forth and settle down only after a small
	time delay (about 20ms). Even though a key is actuated once, it will appear to have been
	actuated several times. This problem is called Key Bouncing
6	How does 8255 PPI discriminate between the memory section data and I/O section data
	BTL 1
	The 8255 PPI discriminate between memory section data
	and I/O Section by use of the Address lines and by use of
	the decoder.
7	What is the function of STB and OBF signal in the 8255 when programmed for mode –1
	operation? BTL 1
	The input device activates this signal to indicate CPU that
	the data to be read is already sent on the port lines of 8255
	port.
8	Name the major block of 8259 Programmable Interrupt Controller. BTL 1
	There are three major blocks 1. Interrupt service register,
	2.Priority resolver, 3.Interrrupt Request Register,
	4.Interrupt Mask Register
9	What are the modes of operation of 8259 Interrupt Controller? BTL 1
	1. Fully Nested Mode, 2. Special Fully Mode, 3. Rotating Priority Mode, 4. Special masked
	Mode, 5.Polled Mode.
10	What is the maximum number of devices that can be connected to interrupt mode BTL 1
	We can connect 8 Devices in the interrupt mode
11	Mention the function of SP/EN signal in the 8259 PIC. BTL 1
	With the help of SP/EN signal it can either be operated in
	Master mode and Salve Mode
12	Why CAS2-CAS0 lines on 8259 PIC are bi-directional? BTL 1
	CAS2-CAs0 is used for selecting one of the possible slaves
	that can be connected.
13	What is the use of address enable (AEN) pin of 8257 DMA Controller? BTL 1
	ALE is used to differentiate between the Address and Data Signals.
14	What are the operating modes of 8255? (Nov/Dec 2013) BTL 1
	Mode-0, Mode-1 and Mode-2.
15	What is bus stealing? (Nov/Dec 2013) BTL 1
	During DMA data transfer, the I/O component connected
	to the system bus is given control of the system bus for a
	bus cycle. This is called bus stealing or cycle stealing.

JIT-2106/ECE/Ms.A.Parimala/IIIrd Yr/SEM 05/EC8691/MICROPROCESSORS AND MICROCONTROLLERS/UNIT 1-5/QB+Keys/Ver2.0

16	What are the advantages of Programmable Interval Timer/Counter IC? (May/Jun 2014)						
	BTL 1	т	, ,	· · ·		1	
			-			g system at evenly	-
				-	-		eriod to an I/O device.
	G 1						xternal experiment.
	Cause the processor to be interrupted after a programmable number of external events have occurred.						
17							T 1
17	List the					ay/Jun 2014) BT	
					an be acces	ssed and manipula	ted with any instruction or
	The mer		dressing n		nomory loo	otionalia	
	The maximum number of available memory locations is reduced.						
18		Various	modes a	nd Annli	cations of	8254. (May/Jun 2	015) BTI 1
10	Give the					Count (can be use	
				-		,	generating One shot Pulse)
					00		generate a pulse equal to
		141		given clo		od at a given interv	
		•	MOI	0	1	-	erating continuous square
			wave	-		enerator (1 or gen	erating continuous square
		•		,	tware trigge	ered strobe (To tri	gger after a specific count)
	MODE 5	5: Hardwa			(To Trigg		66 a f f f f f f f f f f f f f f f f f f
	hardware		00		、 <i>CC</i>		
19	Draw th	e format	of read	back com	mand regi	ster of 8254. (Ap	r/May 2017) BTL 1
							t is used to write a command
	word, w	hich spec	ifies the	counter t	o be used,	its mode, and eit	her a read or write operation.
	Followin	ng table sl	nows the	result for	various con		
	A1	AO	RD	WR	CS	Result	
	0	0	1	0	0	Write Counter	
	0	1	1	0	0	Write Counter	
	Ũ	-		Ű	0	1	
	1	0	1	0	0	Write Counter	
						2	
	1	1	1	0	0	Write Control Word	
	0	0	0	1	0	Read Counter	
	0	0	U	1	0	0	
	0	1	0	1	0	Read Counter	
						1	
	1	0	0	1	0	Read Counter	
	1	1	0	1	0	No operation	
	X	X	1	1	0	No operation	
	X	X	X	X	1	No operation	
20					Access? B7	=	
_0			•	•			
		Direct Memory Access (DMA) is a capability provided by some computer bus architectures that allows data to be sent directly from an attached device (such as a disk drive) to the				-	
	memory on the allows data to be sent directly from an attached device (such as a disk drive) to the memory on the computer's motherboard. The microprocessor is freed from involvement						
	the memory on the computer's motherboard. The microprocessor is freed from involvement with the data transfer, thus speeding up the overall computer.						
01	What is meant by control register? BTL 1						
21	What is	meant b	y control	register?	BIL 1		

	A control register is a processor register which shanges on controls the general helpsvior of
	A control register is a processor register which changes or controls the general behavior of
	a CPU or other digital device. Common tasks performed by control registers include
	interrupt control, switching the addressing mode, paging control, and coprocessor control.
22	Write a 16 bit delay program in 8086 (Apr/May 2017) BTL 1
	LOOP1: MOV DI, 01ADH
	LOOP: MOV BP, FFFFH
	NOP
	NOP
	NOP
	DEC BP
	JNZ LOOP1
	DEC DI
	JNZ LOOP
23	Give the applications of I/O interface BTL 1
	1. Traffic Light Control
	2. LED and LCD Display
	Alarm Controller
24	List the applications of D/A interface. BTL 1
21	The DAC find applications in areas like Digitally controlled gains Motor speed
	controls
	Programmable gain amplifiers etc.
	r togrammable gam ampinters etc.
25	What is mode o operation of 8255? BTL 1
23	
	APRIL /MAY 2019.
	Two 8-bit ports (port A and port B) and two 4-bit ports (port C upper and lower) are
	available. The two 4-bit ports can be combined used as a third 8-bit port.
	2. Any port can be used as an input or output port.
	3. Output ports are latched. Input ports are not latched.
	4. A maximum of four ports are available so that overall 16 I/O configurations are
	possible.
26	What are the operating modes in 8279? <u>APRIL /MAY 2019</u> . BTL 1
	8279 provides two output modes for selecting the display options.
	1. Display Scan: In this mode, 8279 provides 8 or 16 character-multiplexed displays those can
	be organized as dual 4-bit or single 8-bit display units.
	2. Display Entry:8279 allows options for data entry on the displays. The display data is entered
	for display from the right side or from the left side.
	Part B/Unit III
1	With a block diagram of internal structure of 8255 PPI and explain the functions of each
	block Illustrate the 8255 mode 1 output and input port timings. (Apr/May 2017) BTL 5
	(13M)
	Ans: Refer Yu-Cheng Liu, Glenn A.Gibson, "Microcomputer systems: The 8086 / 8088
	Family -Architecture, Programming and Design", Second Edition, Prentice Hall of India,
	2007.PG.NO:369-377
	The parallel input-output port chip 8255 is also called as programmable peripheral input-output
	port. The Intel's 8255 is designed for use with Intel's 8-bit, 16-bit and higher capability
	microprocessors.
	It has 24 input/output lines which may be individually programmed in two groups of twelve
	lines each, or three groups of eight lines. The two groups of I/O pins are named as Group A and
	Group B. Each of these two groups contain a subgroup of eight I/O lines called as 8-bit port and
	another subgroup of four lines or a 4-bit port. Thus group A contains an 8-bit port A along with
	another subgroup of four miles of a +oft port. Thus group A contains an o-oft port A doing with

a 4-bit port, C upper. The port A lines are identified by symbols PA0 - PA7 while the port C lines are identified as PC4 - PC7. Similarly, Group B contains an 8-bit port B, containing lines PB0 - PB7 and a port C with lower bits PC0 - PC3. The port C upper and port C lower can be used in combination as an port 8-bit port C.








	Mode 0: Interrupt On Terminal Count
	• Mode 0 is typically used for event counting.
	 After the Control Word is written, OUT is initially low, and will remain low until the Counter reaches zero. OUT then goes high and remains high until a new count or a new Mode 0 Control Word is written into the Counter.
	GATE = 1 enables counting;
	GATE = 0 disables counting. GATE has no effect on OUT.
	 After the Control Word and initial count (say, n =4, m = 5) are written to a Counter, the initial count will be loaded on the next CLK pulse.
	• This mode can be used as an interrupt.
	WR n 4 3 2 1 0 Output
	$(interrupt) \longrightarrow (n=4) \models \cdots \rightarrow \qquad \qquad$
	Gate
	Output (Interrupt) m=5 5 4 3 2 1 0
	A + B = m
	Mode 3: Square Wave Mode
	-
	• Mode 3 is typically used for Baud rate generation.
	• Mode 3 is similar to Mode 2 except for the duty cycle of OUT. OUT will initially be high. When half the initial count has expired, OUT goes low for the remainder of the count.
	 Mode 3 is periodic; the sequence above is repeated indefinitely. An initial count of N results in a square wave with a period of N CLK cycles.
	Mode 3 is implemented as follows:
	Even counts:
	OUT is initially high. The initial count is loaded on one CLK pulse and then is decremented by two on succeeding CLK pulses. When the count expires OUT changes value and the Counter is reloaded with the initial count. The above process is repeated indefinitely.
	Odd counts:
	For odd counts, OUT will be high for $(N + 1)/2$ counts and low for $(N - 1)/2$ counts.
	Output (n=4) 5 4 2 5 2 5 4 2 5 2 5 4 2 Output (n=5) $-$
	(13M)
	· · · · · · · · · · · · · · · · · · ·
7	(i) Bring about the features of 8251. (6) (Nov 2013)
	(ii) Discuss how 8251 is used for serial data communication. (6). <u>APRIL /MAY 2019</u> .
	(iii) Explain the advantages of using the USART chips in microprocessor based
	systems. (7) BTL 6 (13M)
	Ans: Refer Yu-Cheng Liu, Glenn A.Gibson, "Microcomputer systems: The 8086 / 8088
	Family -Architecture, Programming and Design", Second Edition, Prentice Hall of India,
	2007. PG.NO:361-369
	Architecture of 8251:
	The data buffer interfaces the internal bus of the circuit with the system bus. The read write
	logic controls the operation of the peripheral depending upon the operations initiated by the
	CPU. This unit also selects one of the two internal addresses those are control address and data
	address at the behest of the c/d SIGNAL. The modem control unit handles the modem
	handshake signals to coordinate the communication between the modem and the USART. The transmit control unit transmits the data byte received by the data buffer from the CPU for

further serial communication.



used in Industries for various applications. Such as traffic light control, temperature control, stepper motor control, etc. The traffic lights are interfaced to Microprocessor/ Microcontroller system through buffer and ports of programmable

peripheral Interface 8255. So the traffic lights can be automatically switched ON/OFF in desired sequence. The Interface board has been designed to work with parallel port of Microprocessor/Microcontroller system. The hardware of the system consists of two parts. The first part is Microprocessor / Microcontroller based system. Microprocessor/Microcontroller as CPU and the peripheral devices like EPROM, RAM, Keyboard & Display Controller 8279, Programmable as Peripheral Interface 8255, 26 pin parallel port connector, 21 keys Hexa key pad and six number of seven segment LED's. The second part is the traffic light controller interface board, which consist of 36 LED's in which 20 LED's are used for vehicle traffic and they are connected to 20 port lines of 8255 through Buffer. Remaining LED's are used for pedestrian traffic. The traffic light interface board is connected to Main board using 26 core flat cables to 26-pin Port connector. The LED's can be switched ON/OFF in the specified sequence by the Microprocessor/ Microcontroller. The block diagram of the system is shown in fig.1. The layout of the traffic light is shown in fig 2.



JIT-2106/ECE/Ms.A.Parimala/IIIrd Yr/SEM 05/EC8691/MICROPROCESSORS AND MICROCONTROLLERS/UNIT 1-5/QB+Keys/Ver2.0





	UNIT IV MICROCONTROLLER		
Arch	Architecture of 8051 – Special Function Registers(SFRs) - I/O Pins Ports and Circuits -		
Instruction set - Addressing modes - Assembly language programming.			
	PART A		
Q. No.	Questions & Answers		

JIT-2106/ECE/Ms.A.Parimala/IIIrd Yr/SEM 05/EC8691/MICROPROCESSORS AND MICROCONTROLLERS/UNIT 1-5/QB+Keys/Ver2.0

1	Discuss the salient featu	res of 8051 family of controllers? BTL 6	
	Eight-bit(CPU with registers A (the accumulator) and	dB.
	Sixteen-b	it program counter (PC)	
	Data point	er (DPTR).	
	Eight-bit p	orogram status word (PSW)	
		tack pointer (SP).	
		OM or EPROM (4 KB)	
		AM (128 bytes)	
		ter banks (each 8 registers)	
	-	which may be addressed at bit level	
		s of general purpose data memory	
		-bit timer / counters: To & T1	
		plex serial data receivers / transmitter (SE	SUF)
		l registers: TCON, TMOD, SCON, PCON, I	
	Contro		
2	What is the size of RAM	1 in 8051? BTL 1	
	The size of the RAM is		
		ter banks (each 8 registers)	
	-	which may be addressed at bit level	
	Eighty bits of general pu		
3		ailable in 8051 micro controller? BTL 1	
5	• •	r ports available in this 8051 micro contro	ller They are
	-	inputs, outputs, or, when used together,	-
		data bus for external memory.	
		o dual functions.	
		sed as an input / output port similar in o	peration to port 1. The
		2 is to supply a high-order address byte i	
		to address external memory.	ii conjunction with the
		ut pin similar to the Port 1. In	
		pin has an additional function.	
4		er bank of Intel 8051. (May 2015) BTL 1	
4)))))))))))))))))))))))))))))))))))))))	and D4 bits present in the 8-bit	
	register of the PSW	and D4 bits present in the 8-bit	
		ed from Internal ROM	
		d from Internal ROM	
		ed from Internal ROM	
	3 BANK 3 is selecte	d from Internal ROM	
5	List the flags of 8051 a	nd give their usage. BTL 1	
	Status flags: These flag	s are modified according to the result of	f arithmetic and logical
	operations. 1. Carry flag	g, 2. Auxiliary carry flag, 3. Overflow	flag, 4. Parity flag and
	General purpose user	flags: These flags can be set or cleared	by the programmer as
	desired 1. Flag 0, 2. GFC	9, 3. GF1	
6	What is the difference b	etween microprocessor and	
Ŭ	microcontroller? (May	-	
	It has only CPU	It has CPU, memory, I/O, Timer, AD	
		converter	
		It has less number of instructions for	
	instructions for	transferring data from external	

JIT-2106/ECE/Ms.A.Parimala/IIIrd Yr/SEM 05/EC8691/MICROPROCESSORS AND MICROCONTROLLERS/UNIT 1-5/QB+Keys/Ver2.0

	transferring data from memory.
	external memory.
	No special function special function registers are available
	registers are available
7	What is the function of DPTR register? BTL 1
	The data pointer (DPTR) is the 16-bit address register that can be used to fetch any 8 bit
	data from the data memory space. When it is not being used for this purpose, it can be
	used as two eight bit registers, DPH and DPL
8	What is the significance of EA line of 8051 microcontroller? (May/Jun 2014) BTL 1
	When there is no on-chip ROM in microcontroller and EA pin is connected to GND, it
	indicates that the code is stored in external ROM.
9	What is the difference between MOVX and MOV ? (Nov/Dec 2013) BTL 1
	The MOV instruction is used to access code space of on-chip ROM and MOVX
	instruction is used to access data space or external memory.
10	What are the different ways of operand addressing in 8051? (Apr/May 2016) BTL 1
	Different ways of addressing modes are1) Immediate addressing mode 2) Direct
	addressing mode 3) Register direct addressing mode 4) Register indirect addressing
	mode 5) Indexed addressing mode.
11	Write an 8051 ALP to toggle P1 a total of 200 times. Use RAM location 32H to hold
	your counter value instead of registers R0-R7. (Apr/May 2016) BTL 1
	MOV P1,#55H ;P1=55H
	MOV 32H,#200 ;load counter value into RAM loc 32H
	LOP1: CPL P1 ;toggle P1
	ACALL DELAY
	DJNZ 32H,LOP1 ;repeat 200 times
12	Mention some of the 8051 special function register. BTL 1
	ACC: Accumulator, B: B-Register, PSW: Program Status Word, SP: Stack Pointer, DPTR:
10	Data Pointer, IE: Interrupt Enable, SCON: Serial Control, PCON: Power Control.
13	What is the function of XTAL 1 and XTAL 2 pins? BTL 1 8051 internal clock circuit. In this crystal of proper frequency can be connected to these
1.4	two pins. XTAL 1 is connected to GND and oscillator signal is connected to XTAL 2. Write an ALP to add the values ABH and 47H. Store the result in R1. BTL 1
14	MOV A, #AB H
	ADD A, #47 H
	MOV R1, A
	L1: SJMP L1
15	How is RAM memory space allocated in 8051? BTL 1
10	1. 32 bytes from 00 to 1F H is for register bank and stack.
	 2. 16 bytes from 20H to 2FH is for bit addressable read/write memory
	80 byte 30H to 7FH is for scratch pad
16	What is the purpose of overflow flag? BTL 1
10	The overflow flag is usually a single bit in a system status register used to indicate when an
	arithmetic overflow has occurred in an operation, indicating that the signed two's-complement
	result would not fit in the number of bits used for the operation (the ALU width).
17	What is the difference between LCALL and ACALL instructions? BTL 1
	The ACALL instruction calls a subroutine leasted at the specified address. The DC is
	The ACALL instruction cans a subjourne located at the specified address. The FC is
	The ACALL instruction calls a subroutine located at the specified address. The PC is incremented twice to obtain the address of the following instruction. The 16-bit PC is

	address. This instruction first adds 3 to the PC to generate the address of the next instruction. This result is pushed onto the stack low-byte first and the stack pointer is incremented by 2. The high-order and low-order bytes of the PC are loaded from the second and third bytes of the instruction respectively. Program execution is transferred to the submouting at this address. No flags are effected by this instruction.
	to the subroutine at this address. No flags are affected by this instruction.
18	What is the operation of the given 8051 microcontroller instruction XRL A? BTL 1 The XRL instruction performs a logical exclusive OR operation between the specified operands. The result is stored in the destination operand.
10	· · · · · · · · · · · · · · · · · · ·
19	Write a program to perform multiplication of 2 numbers using 8051? BTL 1
	MOV A, #data1
	MOV B, #data2
	MUL AB
	MOV DPTR, # 4500H
	MOVX @ DPTR, A
	INC DPTR
	MOV A,B
	MOVX @ DPTR, A
	STOP : SJMP STOP
20	Writeaprogram to perform 2's complement of a given number using 8051? BTL1
20	MOV DPTR, # 4500H
	MOVX A, @ DPTR
	CPL A
	ADD A,#01H
	INC DPTR
	STOP : SJMP STOP
21	Which port used as multifunction port? List the signals. (Apr/May 2017) BTL 1
	Port 3 has multifunction port. Each pin of port 3 has i/o or as of one of the alternate
	function.
	Signals are:
	P3.0– RXD
	P3.1- TXD
	P3.4-T0
	P3.5- T1
22	Illustrate the CJNE instruction (Apr/May 2017) BTL 1
	CJNE- Compare and jump if not equal. This instruction
	compares the magnitudes of the source byte and the
	destination byte.
23	If a 12 Mhz crystal is connected with 8051, how much is the time taken for the count in timer 0 to get incremented by one? BTL 1
	Baud rate = oscillator frequency/ $12 = (12 \times 106) / 12=1$
	$X106Hz T = 1/f = 1 /(1 X 106) = 1 \mu sec.$
	$x_{100112} = 1/1 - 1/(1 \times 100) - 1 \mu$ sec.
0.4	Which bits of the PSW are responsible for selection of the register banks? <u>APRIL/MAY</u>
24.	2019 BTL 1
	Processor Status Word
	(MS8) PSW.7 PSW.6 PSW.5 PSW.4 PSW.3 PSW.2 PSW.1 PSW.0
	Direct Addressing DOH CY AC FO RS1 RS0 OV - P
	Bit Address D7 D6 D5 D4 D3 D2 D1 D0 Carry Flag A A A A A A A A A A A A A A A A
	Auxilary Carry Flag User Definable Flag General Purpose Status Flag Overflow Flag
1	Register Bank Select Bit 1 Register Bank Select Bit 0

JIT-2106/ECE/Ms.A.Parimala/IIIrd Yr/SEM 05/EC8691/MICROPROCESSORS AND MICROCONTROLLERS/UNIT 1-5/QB+Keys/Ver2.0

25	For an 8051 system of 11.0592 Mhz find th <u>APRIL/MAY 2019</u> BTL 1	e time delay for the following subroutine:
	MACHINE	CVCLE
	MACHINEDELAY MOV R3 # 2501	LICLE
	NOP 1	
	DJNZ R3 ;HERE 2	
	RET 1	
	Part B/	Unit IV
1	Draw & explain the pin configuration of 80	51 in detail(May 2014) BTL 5 (13M)
	Ans: Refer: Mohamed Ali Mazidi, Janice	Gillispie Mazidi, Rolin McKinlay, "The 8051
	Microcontroller and Embedded Systems: U	sing Assembly and C", Second Edition, Pearson
	Education, 2011.PG.NO:75-79	
	1 1	nic DIP packages. The pin diagram of 8051 is shown
	in the	
	following figure.	
	Vcc: This is a $+5V$ supply voltage pin.	
	Vss: This is a return pin for the supply.	when it goes high for two or more machine evalua
	For a proper initialization after reset, the clock	when it goes high for two or more machine cycles.
	1 1	indicates that the valid address bits are available on
		only for external memory accesses. Normally, the
		of the oscillator frequency. This pin acts as program
	pulse input during on-chip EPROM program	
	clocking purpose. One ALE pulse is skipped	
		w, indicates that the 8051 can address external
		n execute a program in external memory, only if
		internal memory, the EA must be tied high. This pin
	also receives 21 volts for programming of the	on-chip EPROM.
	P1.0 [] VCC P1.1 [] P0.0	
	P1.2 [] P0.1 P1.3 [] P0.2	
	P1.4 [] [] P0.3	
	P1.5 [] P0.4 P1.6 [] P0.5	
	Reset Intel P0.6	
	P3.0 8051 ALE	
	P3.2 U UPSEN	
	P3.4 [] P2.6	
	P3.5 P3.6 P2.5	
	P3.7 0 P2.3 X1 0 P2.2	
	X2 0 P2.1 GND 0 P2.0	
		(13M)
2	Explain in detail the different addressing	
	8051. <u>APRIL/MAY 2019</u> . BTL 5 (13M)	
		Gillispie Mazidi, Rolin McKinlay, "The 8051
		sing Assembly and C", Second Edition, Pearson
	Education, 2011. PG.NO:90-96	
	8051 supports six addressing modes as listed	below.
	1. Direct Addressing	
-	·	



JIT-2106/ECE/Ms.A.Parimala/IIIrd Yr/SEM 05/EC8691/MICROPROCESSORS AND MICROCONTROLLERS/UNIT 1-5/QB+Keys/Ver2.0



	NAME	FUNCTION	INTERNAL RAM ADDRESS (HEX)	
	A	Accumulator	OEO	
	В	Arithmetic	0F0	
	DPH	Addressing external memory	83	
	DPL	Addressing external memory	82	
	IE	Interrupt enable control	0A8	
	IP	Interrupt priority	0B8	
	PO	Input/output port latch	80	
	P1	Input/output port latch	90	
	P2	Input/output port latch	A0	
	P3	Input/output port latch	0B0	
	PC ON	Power control	87	
	PSW	Program status word	0D0	
	SCON	Serial port control	98	
	SBUF	Serial port data buffer	99	
	SP	Stack pointer	81	
	TMOD	Timer / counter mode control	89	
	TCON	Timer / counter control	88	
	TLO	Timer 0 low byte	8A	
	THO	Timer 0 low byte	8C	
	TL1	Timer 0 low byte	8B	
	TH1	Timer 1 high byte	8D	
		Special Function Regist	ters	(13M)
8	<u> </u>	the internal and extern		
		troller and Embedded n, 2011. PG.NO:367-374		Assembly and C", Second Edition, Pearson
		PROGRAM/DATA M (FLASH)		DATA MEMORY (RAM) INTERNAL DATA ADDRESS SPACE
		0x1007F Scrachpad Memo 0x10000 (DATA only) 0xFFFF 0xFE00 RESERVED		xFF Upper 128 RAM (Indirect Addressing Only) (Direct Addressing Only) x80 Only) (Direct Addressing Only)
		0xFDFF FLASH (In-System Programmable in ! Byte Sectors)	512 0	x7F (Direct and Indirect Addressing) x2F x20 x1F General Purpose
		0x0000		x00 Registers / (13M)
9	Describe	how to program and	interface an LC	D to an 8051 using Assembly language
-		ramming. <u>APRIL/MA</u>		
	- 0	#38H // Use 2 lines and 5		
			x / maurix	
	ACALL O	CMND		
	MOV A,#	#0FH // LCD ON, cursor	ON, cursor blink	ing ON
1	ACALL		,	0
1				
1		#01H //Clear screen		
1	ACALL O	CMND		
1	MOV A #			
1		FUGH //Increment cursor		
		#06H //Increment cursor		
	ACALL O	CMND		
			position 2	
	MOV A,#	CMND #82H //Cursor line one , j	position 2	
	MOV A,‡ ACALL (CMND #82H //Cursor line one , j	-	

ACALL CMND
MOV A,#49D
ACALL DISP
MOV A,#54D
ACALL DISP
MOV A,#88D
ACALL DISP
MOV A,#50D
ACALL DISP
MOV A,#32D
ACALL DISP
MOV A,#76D
ACALL DISP
MOV A,#67D
ACALL DISP
MOV A,#68D
ACALL DISP
MOV A,#0C1H //Jump to second line, position 1
ACALL CMND
MOV A,#67D
ACALL DISP
MOV A,#73D
ACALL DISP
MOV A,#82D
ACALL DISP
MOV A,#67D
ACALL DISP
MOV A,#85D
ACALL DISP
MOV A,#73D
ACALL DISP
MOV A,#84D
ACALL DISP
MOV A,#83D
ACALL DISP
MOV A,#84D
ACALL DISP
MOV A,#79D
ACALL DISP
MOV A,#68D
ACALL DISP
MOV A,#65D
ACALL DISP
MOV A,#89D
ACALL DISP
HERE: SJMP HERE
CMND: MOV P1,A
CLR P3.5
CLR P3.4

	SETB P3.3
	CLR P3.3
	ACALL DELY
	RET
	DISP:MOV P1,A
	SETB P3.5
	CLR P3.4
	SETB P3.3
	CLR P3.3
	ACALL DELY
	RET
	DELY: CLR P3.3
	CLR P3.5
	SETB P3.4
	MOV P1,#0FFh
	SETB P3.3
	MOV A,P1
	JB ACC.7,DELY
	JD ACC.7, DEL I
	CLR P3.3
	CLR P3.5 CLR P3.4
	RET
	KE1
	END (13M)
10	
10	Briefly explain about the interfacing of 8051 with external data ROM.
	$\frac{\text{APRIL/MAY2019 BTL 5 (13M)}}{\text{EA} + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + $
	When $EA = 0$, the EA pin is strapped to GND, and all program fetches are directed to external
	memory regardless of whether or not the 8751 has some on-chip ROM for program code. This
	external ROM can be as high as 64K bytes with address space of 0000 – FFFFH. In this case an
	8751 (89C51) is the same as the 8031 system.
	With the 8751 (89C5.1) system where $EA = V_{cc}$, the microcontroller fetches the program code
	of addresses 0000 – OFFFH from on-chip ROM since it has 4K bytes of on-chip program ROM
	and any fetches from addresses $1000H - FFFFH$ are direct ed to external ROM.
	With the 8752 (89C52) system where $EA = V_{cc}$, the microcontroller fetches the program code of addresses 0000 – 1FFFH from on-chip ROM since it has 8K bytes of on-chip program ROM
	and any fetches from addresses 2000H – FFFFH are direct ed to external ROM.
	8031/51 8051 EA = GND EA = V _{CC}
	0000 On-chip
	OFFF 4K
	Off 1000
	Chip Off
	Chip
	(13M)
	PART C
1	Discuss the number of pin sets aside for addresses in each of the following memory
-	chips(1) 16 K * 4 DRAM and (2)16K * 4 SRAM . <u>APRIL/MAY2019</u> BTL 5 (15M)
	Composed as a particular (a) tore a particular that the (1011) DIE C (1011)



	SUBB A,#028H
	JC ?C0005
	LCALL delay
	SETB RELAY
3	Write an ALP for Multibyte addition BTL 2 (15M)

	UNIT V INTERFACING MICROCONTROLLER	
Programming 8051 Timers - Serial Port Programming - Interrupts Programming - LCD & Keyboard Interfacing - ADC, DAC & Sensor Interfacing - External Memory Interface- Stepper Motor and Waveform generation - Comparison of Microprocessor, Microcontroller, PIC and ARM processors		
	PART A	
Q. No.	Questions & Answers	
2	What is the relation between RPM and steps per second in stepper motor interfacing? BTL 1 Steps per second= (rpm × steps per revolution)/60 Write short notes on interrupts in 8051? BTL 1 Interrupts may be generated by internal chip operations or provided by external interrupts sources. Five interrupts are provided in 8051. Three of these interrupts are generated automatically by internal operations: Timer flag 0, Timer flag 1, and the serial port interrupts (RI or TI). Two interrupts are triggered by external signals provided by the circuitry that is connected to the pins INTO and INT1 (port pins P3.2 and P3.3).	
3	What is the purpose of Interrupt priority (IP) Control register in 8051? BTL 1 Register IP bits determine if any interrupt is to have a high or low priority. Bits set to 1 give the accompanying interrupt a high priority; a 0 assigns a low priority. If two interrupts with the same priority occur at the same time, then they have the following ranking: 1.IEO, 2.TFO, 3.IE1, 4.TF1,5.Serial = RI or TI.	

4	What is the purpose of counters in 8051 micro controller? BTL 1
	The counters have been included on the chip to relieve the processor of timing and
	control chores. When the program wishes to count a certain number of internal pulses
	or external events, a number is placed in one of the counters. The number represents
	the following: (Maximum count)-(Desired count) + 1. The counter increments from
	the initial number to the maximum and then rolls over to zero on the final pulse.
5	What is the basic difference between a timer and a counter? (May 2015) BTL 1
0	The only difference between a timer and a counter is the source of clock pulses to the
	counters. When used as a timer, the clock pulses are sourced from the oscillator
	through the divide-by-12d circuit. When used as a counter, pin To (P3.4) supplies
	pulses to counter 0, and pin T1(P3.5) to counter 1.
6	Explain the operating mode 0 of 8051 serial port? BTL 2
	Mode 0 of 8051 serial port is shift register mode.
	• Serial data enters and exits through RXD pin.
	• Pin TXD is connected to the internal shift frequency pulse source.
	• 8-bits are transmitted and received.
	The baud rate is fixed at 1/12 of the crystal frequency.
7	Define watch dog timer. BTL 1
	• Watch dog timer is a dedicated timer to take care of system malfunction. It can
	be used to reset the controller during software malfunction, which is referred to
	as "Hanging". A watchdog timer contains a timer that expires after a certain
	interval unless it is restarted.
	It resets the microcontroller and starts the software over from the beginning if the
	software does not restart it periodically.
8	What is the function of the TMOD register? BTL 1
	TMOD (Timer mode) register is used to set the various timer operation modes. TMOD
	is dedicated solely to the two timers (To & T1) and can be considered to be two
	duplicate 4-bit registers, each of which controls the action of the timers.
9	What is the difference between watch dog timer and ordinary timer? (Nov 2013) BTL
	1
	The watch dog timer is provided for the system to check itself and reset if it is not
	functioning properly. It is a16 bit-counter which is incremented every state time.
10	List out the advantages of LCD over LED. BTL 1
	• Declining prices of LED,
	 Ability to display numbers, characters and graphics
	• Incorporating a refreshing controller.
	Ease of programming for characters and graphics.
11	What is the significance of BUSY flag in LCD interfacing? BTL 1
	When D7 pin=1 and RS pin=0 the BUSY flag is set which means that LCD is busy
	taking care of internal operations and will not accept any new information. Therefore
	we have to check BUSY flag before writing data to LCD.
12	How a pressed key is detected in keyboard interfacing? BTL 1
	The keyboards are organized in a matrix of rows and columns. The microcontroller grounds
	all rows by providing zero to the output latch then reads the columns.
13	What is the significance of WR and INTR pin in ADC chip? BTL 1
	WR is an active low input and when it undergoes low to high transition the Start of

		-	-	INTR is an nished. It go				is normally	high when	
						- 0				
14	Write an ALP to generate a saw tooth waveform. BTL 1 MOV A.#00H									
	MO	V P1,A								
		CK: ÍNC	A							
	SJMP B	ACK								
15	What is the significance of PSEN in memory interfacing? BTL 1									
	PSEN (Program Store Enable) is an output signal for the 8051 microcontroller, which is									
	connected to the OE pin of external ROM containing the program code. This is used									
	when external ROM has to be accessed.									
16	What is SBUF? BTL 1									
	SBUF stands for SERIAL BUFFER. SBUF is physically two registers. One is write only									
	and is used to hold the data to be transmitted out of the 8051 via TXD. The other one is									
	read only and holds the received data from external sources via RXD.									
17	What are the serial communication modes available in 8051? BTL 1									
				Mode 3 is th						
		communication modes available in 8051.								
18	What are the contents of SCON register? (May 2015) BTL 1									
	SM0 - Serial port mode bit 0, SM1 - Serial port mode bit 1, SM2 - Serial port mode 2 bit multiprocessor communication enable bit; REN - Reception Enable bit.									
		_					_	II Ellable bit.		
				B8 - Receive d 3, TI - Tra			-			
			eive Interru			men	rupt			
	7	6	5	4	3	2		1	0	
			-	-				_		
	SMo	SM1	SM2	REN	TB8	R	-	TI	RI	
	What a	re the v	arious bau	d rates poss	ible in 8	051 :	and how are	e they set? B	TL 1	
19	Baud ra	te	TH1 (Dec))		TH1 (Hex)				
	9600		-3			FD				
	4800		-6			FA				
	2400		-12			F4				
-	1200		-24			E8				
20	What are the various types of sensors that can be interfaced with 8051? (Apr/ May									
	2017) BTL 1									
	1. Temperature Sensor, 2. IR Sensor, 3. Ultrasonic Sensor, 4. Touch Sensor, 5.									
Proximity Sensors, 6. Pressure Sensor, 7. Level Sensors, 8. Smoke and Ga					oke and Gas	Sensors.				
21	Define Baud rate of 8051. (Apr/May 2016) BTL 1									
	In serial communication the data is rate known as the baud rate, which simply means									
	the number of bits transmitted per second. In the serial port modes that allow variable baud rates, this baud rate is set by timer 1. The 8051 serial port is full duplex.									
22								erial port is	iun dupiex.	
22	What are the applications of stepper motor? BTL 1 Industrial Machines — Stepper motors are used in automotive gauges and machine									
	Industrial Machines – Stepper motors are used in automotive gauges and machine tooling automated production equipments. Security – new surveillance products for									
	-		_				-	_		
	the security industry. Medical – Stepper motors are used inside medical scanners, samplers, and also found inside digital dental photography, fluid pumps, respirator									
	and blood analysis machinery. Consumer Electronics Stepper motors in cameras for									
		-	focus and z	-	19100		copper i			
	uigitui (amera		55111115						

23	Compare polling and interrupt. (Apr/May 2016) BTL 1						
	Interrupt is a signal to the microprocessor from a device that requires attention. The						
	microprocessor will respond by setting aside execution of its current task and deal						
	with the interrupting device. When the interrupting device has been dealt with, the						
	microprocessor continues with its original task as if it had never been interrupted.						
	In Polling the processor continuously polls or tests every device in turn as to whether						
	it requires attention (e.g. has data to be transferred). The polling is carried out by a						
	polling program that shares processing time with the currently running task.						
24	What is the significance of TCON register? BTL 1						
-	The Timer Control SFR is to configure, modify the way in which the 8051's two timers						
	operate. This SFR controls whether each of the two timers is running or stopped and						
	contains a flag to indicate that each timer has overflowed. Some non-timer related bits						
	are located in the TCON SFR. These bits are used to configure the way in which the						
	external interrupts are activated.						
25	List the 8051 interrupts with its priority (Apr/May 2017) BTL 1						
0	Types of Interrupts in 8051 Microcontroller						
	The 8051 microcontroller can recognize five different events that cause the main						
	program to interrupt from the normal execution. These five sources of interrupts in						
	8051are:						
	1. Timer o overflow interrupt- TFo						
	2. Timer 1 overflow interrupt-TF1						
	3. External hardware interrupt-INTo						
	4. External hardware interrupt- INT1						
	Serial communication interrupt- RI/TI						
26	What are the different modes in which timer 2 can operate? BTL 1 <u>APRIL/MAY 2019.</u>						
32	When is an external memory access generated in 8051? <u>APRIL/MAY 2019.</u> BTL 1						
	EA/VPP: External access enable pin, if tied low, indicates that the 8051 can address external						
	program memory. In other words, the 8051 can execute a program in external memory, only if						
	EA is tied low. For execution of programs in internal memory, the EA must be tied high. This pin also receives 21 volts for programming of the on-chip EPROM						
	pin also receives 21 volts for programming of the on-chip EPROM.						
	PART-B/Unit V						
-	Draw the block diagram of Intel 8051 timer/counter and explain its different						
	modes of operations. (May 2015) (13M) BTL 5						
	Ans: Refer: Mohamed Ali Mazidi, Janice Gillispie Mazidi, Rolin McKinlay, "The 8051						
	Microcontroller and Embedded Systems: Using Assembly and C", Second Edition,						
	Pearson Education, 2011. PG.NO:202-221						

Timer Modes of Operation

The timers may operate in any one of four modes that are determined by the mode bits, M1 and M0, in the TMOD register. Figure 2.12 shows the four timer modes.

Timer Mode 0

Setting timer X mode bits to 00b in the TMOD register results in using the THX register as an 8-bit counter and TLX as a 5-bit counter; the pulse input is divided by 32d in TL so that TH counts the original oscillator frequency reduced by a total 384d. As an example, the 6 megahertz oscillator frequency would result in a final frequency to TH of 15625 hertz. The timer flag is set whenever THX goes from FFh to 00h, or in .0164 seconds for a 6 megahertz crystal if THX starts at 00h.

Timer Mode 1

Mode 1 is similar to mode 0 except TLX is configured as a full 8-bit counter when the mode bits are set to 01b in TMOD. The timer flag would be set in .1311 seconds using a 6 megahertz crystal.



JIT-2106/ECE/Ms.A.Parimala/IIIrd Yr/SEM 05/EC8691/MICROPROCESSORS AND MICROCONTROLLERS/UNIT 1-5/QB+Keys/Ver2.0

Ans: Refer:Mohamed Ali Mazidi, Janice Gillispie Mazidi, Rolin McKinlay, "The 8051 Microcontroller and Embedded Systems: Using Assembly and C", Second Edition, Pearson Education, 2011.**PG.NO:344-348**

Digital-to-Analog (DAC) converter: The DAC is a device widely used to convert digital pulses to analog signals. In this section we will discuss the basics of interfacing a DAC to 8051. The two method of creating a DAC is binary weighted and R/2R ladder. The Binary Weighted DAC, which contains one resistor or current source for each bit of the DAC connected to a summing point. These precise voltages or currents sum to the correct output value. This is one of the fastest conversion methods but suffers from poor accuracy because of the high precision required for each individual voltage or current. Such high-precision resistors and current sources are expensive, so this type of converter is usually limited to 8bit resolution or less. The R-2R ladder DAC, which is a binary weighted DAC that uses a repeating cascaded structure of resistor values R and 2R. This improves the precision due to the relative ease of producing equal valued matched resistors (or current sources). However, wide converters perform slowly due to increasingly large RC-constants for each added R-2R link. The first criterion for judging a DAC is its resolution, which is a function of the number of binary inputs. The common ones are 8, 10, and 12 bits. The number of data bit inputs decides the resolution of the DAC since the number of analog output levels is equal to 2n, where n is the number of data bit inputs.

DAC0808:

The digital inputs are converter to current I_{out}, and by connecting a resistor to the I_{out} pin, we can convert the result to voltage. The total current I_{out} is a function of the binary numbers at the D0-D7 inputs of the DAC0808 and the reference current I_{ref}, and is as follows:



	Pin Symbol	I/O	Description		
	1 V _{SS}	112	Ground		
	2 V _{CC}		+5V power supply		
	3 V _{EE}		Power supply		
	4 RS	I	to control contrast RS=0 to select		
	4 KS	1	command register,		
			RS=1 to select		
			data register		
	5 R/W	I	R/W=0 for write,		
	6 E	I/O	R/W=1 for read Enable		
	7 DB0	1/0	The 8-bit data bus		
	8 DB1	I/O	The 8-bit data bus		
	<u>9 DB2</u>	I/O	The 8-bit data bus		
	10 DB3	1/0	The 8-bit data bus		
	11 DB4 12 DB5	I/O I/O	The 8-bit data bus The 8-bit data bus		
	13 DB6	I/O	The 8-bit data bus		
	14 DB7	I/O	The 8-bit data bus		(13M)
7	Explain the	diffe	rent modes of oper	ration of serial port in	8051, indicating various
,	-		_	r/May 2016) (13M) BT	
	0			•	olin McKinlay, "The 8051
				±	", Second Edition, Pearson
			G.NO:244-231	s. Using Assembly and C	, Second Edition, I carson
	Serial Port	/11.1	5.110.244-231		
		66	·		
			consists of two separate	ate registers:	
	1. Transmit b				
	2. Receive bu				
	-		e SFR sbuf sets this o	data in the serial output bu	uffer and starts the
	transmission.				
	Reading from	the sl	ouf register reads dat	a from the serial receive b	ouffer.
	• The serial p	ort car	n simultaneously trar	smit and receive data.	
	• It can also b	ouffer	one byte at receive, w	which prevents the receive	e data from being lost
	• The serial p	ort ca	n operate in one of fo	our modes.	-
	a) Mode 0				
	,	e the r	xd0i pin receives ser	ial data and the rxd0o pin	transmits serial data. The
	txd0 pin outp		-		
	1 1		smitted with LSB fire	st	
				ystal (clk input) frequency	7
	b) Mode 1	13 11		sui (en input) nequency	
	· · · · · · · · · · · · · · · · · · ·	e the r	xd0i nin receives ser	ial data and the txd0 pin t	ransmits serial data
			-	following 10 bits are trar	
	1. One Start B			Tonowing To bits are that	isinitted.
	2. Eight Data		•		
	-				
	3. One Stop B		(ays I)		
	4. On receive,	•			
	c) Mode 2		1 . 1/00 . 1/51	0.1 11. / 11.	
			xed at 1/32 or 1/64 o	f the oscillator (clk input)) frequency, and the
	following 11				
	are transmitte		eceived:		
	1. One Start B				
	2. Eight Data	Bits (I	LSB first)		
	3. One Progra	mmab	le Ninth Bit		
	4. One Stop B				
			be used to control the	e parity of the serial interf	ace.
				1 4	

8	 d) Mode 3 The only difference between Mode 2 and Mode 3 is that the baud rate is variable in Mode 3. (13M) How do you interface 8051 microcontroller with keyboard? Explain in detail. (13M) BTL 6 Ans: Refer:Mohamed Ali Mazidi, Janice Gillispie Mazidi,Rolin McKinlay, "The 8051
	BTL 6 Ans: Refer:Mohamed Ali Mazidi, Janice Gillispie Mazidi,Rolin McKinlay, "The 8051
	Microcontroller and Embedded Systems: Using Assembly and C", Second Edition, Pearson Education, 2011.PG.NO:311-314
	Keyboards are organized in a matrix of rows and columns. The CPU accesses both rows and columns through ports. Therefore, with two 8-bit ports, an 8 x 8 matrix of keys can be connected to a microprocessor. When a key is pressed, a row and a column make a contact. Otherwise, there is no connection between rows and columns. A 4x4 matrix connected to two ports. The rows are connected to an output port and the columns are connected to an input port.
	If all the rows are grounded and a key is pressed, one of the columns will have 0 since the key pressed provides the path to ground
	(13M
·	PART C
	Write an ALP to generate a triangular waveform and sine waveform Ans: Refer:Mohamed Ali Mazidi, Janice Gillispie Mazidi, Rolin McKinlay, "The 8051 Microcontroller and Embedded Systems: Using Assembly and C", Second Edition, Pearson Education, 2011.PG.NO:331,344-346 MOV A, #00H INCR: MOV P1, A INC A CJNE A, #255, INCR DECR: MOV P1, A DEC A CJNE A, #00, DECR SJMP INCR
	END ORG 0000H AGAIN: MOV DPTR, #SINETABLE MOV R3, #COUNT UP: CLR A MOVC A, @A+DPTR MOV P1, A INC DPTR DJNZ R3, UP SJMP AGAIN ORG 0300H SINETABLE DB 128, 192, 238, 255, 238, 192, 128, 64, 17, 0, 17, 64, 128
0	END Explain in detail the procedure to interface stepper motor with 8051. (May 2015)



auto-reload mode.
• If timer-1 is not run in mode-2, then the baud rate is,
$f_{baud} = \frac{2^{SMOD}}{32} \times \frac{fosc}{12 \times [256-(TH1)]}$