

JEPPIAAR INSTITUTE OF TECHNOLOGY

“Self-Belief | Self Discipline | Self Respect”

DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING

LECTURE NOTES EE8451 – LINEAR INTEGRATED CIRCUITS AND APPLICATIONS (Regulation 2017)

**Year/Semester: II/IV EEE
2020 – 2021**

**Prepared by
Dr. S. Kamatchi
Associate Professor/ECE**

UNIT II CHARACTERISTICS OF OPAMP**9**

Ideal OP-AMP characteristics, DC characteristics, AC characteristics, differential amplifier; frequency response of OP-AMP; Basic applications of op-amp – Inverting and Non-inverting Amplifiers, summer, differentiator and integrator-V/I & I/V converters.

Ideal op-amp characteristics:

- ✓ Infinite voltage gain A .
- ✓ Infinite input resistance R_i , so that almost any signal source can drive it and there is no loading of the preceding stage.
- ✓ Zero output resistance R_o , so that the output can drive an infinite number of other devices.
- ✓ Zero output voltage, when input voltage is zero.
- ✓ Infinite bandwidth, so that any frequency signals from 0 to ∞ HZ can be amplified with out attenuation.
- ✓ Infinite common mode rejection ratio, so that the output common mode noise voltage is zero.
- ✓ Infinite slew rate, so that output voltage changes occur simultaneously with input voltage changes.

DC Characteristics of op-amp:

Current is taken from the source into the op-amp inputs respond differently to current and voltage due to mismatch in transistor.

DC output voltages are,


- ✓ Input bias current
- ✓ Input offset current
- ✓ Input offset voltage
- ✓ Thermal drift

Input bias current:

The op-amp's input is differential amplifier, which may be made of BJT or FET.

In an ideal op-amp, we assumed that no current is drawn from the input terminals the base currents entering into the inverting and non-inverting terminals (I_{B-} & I_{B+} respectively). Even

though both the transistors are identical, I_{B-} and I_{B+} are not exactly equal due to internal imbalance between the two inputs. Manufacturers specify the input bias current I_B



If input voltage $V_i = 0V$. The output Voltage V_o should also be ($V_o = 0$) but for $I_B = 500nA$ We find that the output voltage is offset by Op-amp with a $1M$ feedback resistor $V_o = 500nA \times 1M = 500mV$ The output is driven to $500mV$ with zero input, because of the bias currents.

In application where the signal levels are measured in mV , this is totally unacceptable. This can be compensated by a compensation resistor R_{comp} has been added between the non-inverting input terminal and ground as shown in the figure below.




Fig. 1.22 Bias compensated circuit

Current I_{B+} flowing through the compensating resistor R_{comp} , then by KVL we get,

$$-V_1 + 0 + V_2 - V_o = 0 \quad \text{(or)}$$

$$V_o = V_2 - V_1 \quad \text{----- (1)}$$

By selecting proper value of R_{comp} , V_2 can be cancelled with V_1 and the $V_o = 0$. The value of R_{comp} is derived as

$$V_1 = I_{B+} R_{comp} \quad \text{(or)}$$

$$I_{B+} = V_1 / R_{comp} \quad \text{----- (2)}$$

The node 'a' is at voltage $(-V_1)$. Because the voltage at the non-inverting input terminal is $(-V_1)$. So with $V_i = 0$ we get,

$$I_1 = V_1 / R_1 \quad \text{----- (3)}$$

$$I_2 = V_2 / R_f \quad \text{----- (4)}$$

For compensation, V_O should equal to zero ($V_O = 0, V_i = 0$). i.e. from equation (3) $V_2 = V_1$. So that, $I_2 = V_1/R_f \longrightarrow (5)$

KCL at node 'a' gives,

$$I_B^- = I_2 + I_1 = (V_1/R_f) + (V_1/R_1) = V_1(R_1+R_f)/R_1R_f \text{ ----- (5)}$$

Assume $I_B^- = I_B^+$ and using equation (2) & (5) we get

$$\begin{aligned} V_1(R_1+R_f)/R_1R_f &= V_1/R_{comp} \\ R_{comp} &= R_1 \parallel R_f \text{ ----- (6)} \end{aligned}$$

i.e. to compensate for bias current, the compensating resistor, R_{comp} should be equal to the parallel combination of resistor R_1 and R_f .

Input offset current:

- ✓ Bias current compensation will work if both bias currents I_B^+ and I_B^- are equal.
- ✓ Since the input transistor cannot be made identical. There will always be some small difference between I_B^+ and I_B^- . This difference is called the offset current

$$|I_{OS}| = I_B^+ - I_B^- \text{ ----- (7)}$$

Offset current I_{OS} for BJT op-amp is 200nA and for FET op-amp is 10pA. Even with bias current compensation, offset current will produce an output voltage when $V_i = 0$.

$$V_1 = I_B^+ R_{comp} \text{ ----- (11)}$$

$$\text{And } I_1 = V_1/R_1 \text{ ----- (12)}$$

KCL at node a gives,

$$I_2 = (I_B^- - I_1) = I_B^- - (I_B^+ \frac{R_{comp}}{R_1})$$

$$\text{Again } V_O = I_2 R_f - V_1$$

$$V_O = I_2 R_f - I_B^+ R_{comp}$$

$$V_O = 1M\Omega \times 200nA$$

$$V_O = 200mV \text{ with } V_i = 0$$

Equation (16) the offset current can be minimized by keeping feedback resistance small.

- ✓ Unfortunately to obtain high input impedance, R_1 must be kept large.
- ✓ R_1 large, the feedback resistor R_f must also be high. So as to obtain reasonable gain. The T-feedback network is a good solution. This will allow large feedback resistance, while keeping the resistance to ground low (in dotted line).
- ✓ The T-network provides a feedback signal as if the network were a single feedback resistor.

By T to Π conversion,


$$R_f = \frac{R_t^2 + 2R_t R_s}{R_s}$$

To design T- network first pick $R_t \ll R_f/2$ and calculate

$$R_s = \frac{R_t^2}{R_f - 2R_t}$$

Input offset voltage:

In spite of the use of the above compensating techniques, it is found that the output voltage may still not be zero with zero input voltage [$V_o \neq 0$ with $V_i = 0$]. This is due to unavoidable imbalances inside the op-amp and one may have to apply a small voltage at the input terminal to make output (V_o) = 0. This voltage is called input offset voltage V_{os} . This is the voltage required to be applied at the input for making output voltage to zero ($V_o = 0$).



Let us determine the V_{OS} on the output of inverting and non-inverting amplifier. If $V_i = 0$ (Fig (b) and (c)) become the same as in figure (d).

Total output offset voltage:

The total output offset voltage VOT could be either more or less than the offset voltage produced at the output due to input bias current (I_B) or input offset voltage alone (V_{os}). This is because I_B and V_{os} could be either positive or negative with respect to ground. Therefore the maximum offset voltage at the output of an inverting and non-inverting amplifier (figure b, c) without any compensation technique used is given by many op amps provide offset compensation pins to nullify the offset voltage. A 10K potentiometer is placed across offset null pins 1 & 5. The wiper is connected to the negative supply at pin 4. The position of the wiper is adjusted to nullify the offset voltage.




Fig.1.23 Compensation circuit for offset voltage


When the given (below) op-amps does not have these offset null pins, external balancing techniques are used.

$$V_{OR} = \left(1 + \frac{R_f}{R_1}\right) V_{OS} + R_f I_B$$


With R_{comp} , the total output offset voltage

$$V_{OR} = \left(1 + \frac{R_f}{R_1}\right) V_{OS} + R_f I_{OS}$$

Balancing circuit: Inverting amplifier:



Non-inverting amplifier:



Thermal drift:

Bias current, offset current, and offset voltage change with temperature. A circuit carefully nulled at 25°C may not remain. So when the temperature rises to 35°C. This is called drift. Offset current drift is expressed in nA/°C. These indicate the change in offset for each degree Celsius change in temperature.

Slew Rate

Slew rate is the maximum rate of change of output voltage with respect to time. Specified in V/μs.

Reason for Slew rate:

There is usually a capacitor within ϕ , outside an op-amp oscillation. It is this capacitor which prevents the o/p voltage from fast changing input. The rate at which the volt across the capacitor increases is given by

$$dV_c/dt = I/C \text{ -----(1)}$$

I -> Maximum amount furnished by the op-amp to capacitor C.

Op-amp should have the either a higher current or small compensating capacitors.

For 741 IC, the maximum internal capacitor charging current is limited to about $15\mu\text{A}$. So the slew rate of 741 IC is

$$\text{SR} = dV_c/dt |_{\text{max}} = I_{\text{max}}/C$$

For a sine wave input, the effect of slew rate can be calculated as consider volt follower. The input is large amp, high frequency sine wave.

If $V_s = V_m \sin \omega t$ then output $V_0 = V_m \sin \omega t$.

The rate of change of output is given by $dV_0/dt = V_m \omega \cos \omega t$.




Fig. 1.22 Voltage Follower Circuit




Fig. 1.23 Input and output waveforms of a voltage follower

The max rate of change of output across when $\cos \omega t = 1$

$$\text{(i.e) } \text{SR} = dV_0/dt |_{\text{max}} = \omega V_m.$$

$$\text{SR} = 2\pi f V_m \text{ V/s} = 2\pi f V_m \text{ v/ms.}$$

Thus the maximum frequency f_{max} at which undistorted output volt of peak value V_m is given by $f_{max} \text{ (Hz)} = \text{Slew rate}/6.28 * V_m$ called the full power response. It is maximum frequency of a large amplitude sine wave with which op-amp can have without distortion.

AC Characteristics:

For small signal sinusoidal (AC) application one has to know the ac characteristics such as frequency response and slew-rate.

Frequency Response:

The variation in operating frequency will cause variations in gain magnitude and its phase angle. The manner in which the gain of the op-amp responds to different frequencies is called the frequency response. Op-amp should have an infinite bandwidth $BW = \infty$ (i.e.) if its open loop gain in 90dB with dc signal its gain should remain the same 90 dB through audio and onto high radio frequency. The op-amp gain decreases (roll-off) at higher frequency what reasons to decrease gain

after a certain frequency reached. There must be a capacitive component in the equivalent circuit of the op-amp. For an op-amp with only one break (corner) frequency all the capacitors effects can be represented by a single capacitor C . Below fig is a modified variation of the low frequency model with capacitor C at the output.




Fig 1.18 Equivalent circuit of practical circuit

There is one pole due to $R_0 C$ and one -20dB/decade . The open loop voltage gain of an op-amp with only one corner frequency is obtained from above fig. f_1 is the corner frequency or the upper 3 dB frequency of the op-amp. The magnitude and phase angle of the open loop voltage gain are f_1 of frequency can be written as,

The magnitude and phase angle characteristics:

1. For frequency $f \ll f_1$ the magnitude of the gain is $20 \log A_{OL}$ in db.
2. At frequency $f = f_1$ the gain is 3 dB down from the dc value of A_{OL} in db. This frequency f_1 is called corner frequency.
3. For $f \gg f_1$ the gain roll-off at the rate of -20dB/decade or -6dB/decade.




Fig 1.19 Frequency response of op amp

From the phase characteristics that the phase angle is zero at frequency $f = 0$. At the corner frequency f_1 the phase angle is -45° (lagging) and at an infinite frequency the phase angle is -90° . It shows that a maximum of 90° phase change can occur in an op-amp with a single capacitor C . Zero frequency is taken as the decade below the corner frequency and infinite frequency is one decade above the corner frequency.




Fig. 1.20 Roll off rate of op amp gain

Circuit Stability:

A circuit or a group of circuit connected together as a system is said to be stable, if its o/p reaches a fixed value in a finite time. A system is said to be unstable, if its o/p increases with

time instead of achieving a fixed value. In fact the o/p of an unstable sys keeps on increasing until the system break down. The unstable system is impractical and need be made stable. The criterion gn for stability is used when the system is to be tested practically. In theoretically, always used to test system for stability, ex: Bode plots. Bode plots are compared of magnitude Vs Frequency and phase angle Vs frequency. Any system whose stability is to be determined can be represented by the block diagram.




Fig. 1.21 Feedback loop system

The block between the output and input is referred to as forward block and the block between the output signal and f/b signal is referred to as feedback block. The content of each block is referred as transfer frequency. From fig. we represented it by AOL (f) which is given by

$$AOL(f) = V_0 / V_{in} \text{ if } V_f = 0 \text{ ---- (1)}$$

where AOL (f) = open loop volt gain.

The closed loop gain A_f is given by $A_F = V_0 / V_{in}$

$$= AOL / (1 + (AOL) (B)) \text{ ----(2)}$$

B = gain of feedback circuit.

B is a constant if the feedback circuit uses only resistive components.

Once the magnitude Vs frequency and phase angle Vs frequency plots are drawn, system stability may be determined as follows

1. Method 1:

Determine the phase angle when the magnitude of (AOL) (B) is 0dB (or) 1.

If phase angle is > -180 , the system is stable. However, the some systems the magnitude may never be 0, in that cases method 2, must be used.

2. Method 2:

Determine the phase angle when the magnitude of (AOL) (B) is 0dB (or) 1.

If phase angle is $> -180^\circ$, If the magnitude is $-ve$ decibels then the system is stable. However, the some systems the phase angle of a system may reach -180° , under such conditions method 1 must be used to determine the system stability.

Closed – loop op-amp configuration:

The op-amp can be effectively utilized in linear applications by providing a feedback from the output to the input, either directly or through another network. If the signal feedback is out-of phase by 180° with respect to the input, then the feedback is referred to as negative feedback or degenerative feedback. Conversely, if the feedback signal is in phase with that at the input, then the feedback is referred to as positive feedback or regenerative feedback. An op – amp that uses feedback is called a closed – loop amplifier. The most commonly used closed – loop amplifier configurations are 1. Inverting amplifier (Voltage shunt amplifier) 2. Non- Inverting amplifier (Voltage – series Amplifier)

Inverting Amplifier:

The inverting amplifier is shown in figure and its alternate circuit arrangement is shown in figure, with the circuit redrawn in a different way to illustrate how the voltage shunt feedback is achieved. The input signal drives the inverting input of the op – amp through resistor R_1 . The op – amp has an open – loop gain of A , so that the output signal is much larger than the error voltage. Because of the phase inversion, the output signal is 180° out – of – phase with the input signal. This means that the feedback signal opposes the input signal and the feedback is negative or degenerative.

Practical Inverting amplifier:

The practical inverting amplifier has finite value of input resistance and input current, its open voltage gain A_0 is less than infinity and its output resistance R_0 is not zero, as against the ideal inverting amplifier with finite input resistance, infinite open – loop voltage gain and zero output resistance respectively. Figure shows the low frequency equivalent circuit model of a practical inverting amplifier. This circuit can be simplified using the Thevenin's equivalent circuit shown in figure. The signal source V_i and the resistors R_1 and R_i are replaced by their Thevenin's equivalent values. The closed – loop gain A_V and the input impedance R_{if} are

calculated as follows. The input impedance of the op- amp is normally much larger than the input resistance R1. Therefore, we can assume $V_{eq} \approx V_i$ and $R_{eq} \approx R_1$. From the figure


$$V_O = IR_O = AV_{id} \quad \text{and} \quad V_{id} = IR_f = AV_{id}$$

$$V_O = -IR_O = AV_{id}$$

Substituting the value of I derived from above eqn. and obtaining the closed loop gain. It can be observed from above eqn. that when $A \gg 1$, R_0 is negligibly small and the product $AR_1 \gg R_0 + R_f$, the closed loop gain is given by


$$A_v = -\frac{R_f}{R_1}$$

Which as the same form as given in above eqn for an ideal inverter.



Input Resistance:

$$R_{if} = V_{id} / I_1 = (R_f + R_0) / (1 + A)$$



Output Resistance:




Figure shows the equivalent circuit to determine R_{of} . The output impedance R_{of} without the load resistance factor R_L is calculated from the open circuit output voltage V_{oc} and the short circuit output current I_{sc} .

$$R_{of} = \frac{\frac{R_0(R_1 + R_f)}{R_0 + R_1 + R_f}}{1 + \frac{R_1 A}{R_0 + R_1 + R_f}}$$

Non –Inverting Amplifier:

The non – inverting Amplifier with negative feedback is shown in figure. The input signal drives the non – inverting input of op-amp. The op-amp provides an internal gain A . The external resistors R_1 and R_f form the feedback voltage divider circuit with an attenuation factor of β . Since the feedback voltage is at the inverting input, it opposes the input voltage at the non – inverting input terminals, and hence the feedback is negative or degenerative. The differential voltage V_{id} at the input of the op-amp is zero, because node A is at the same voltage as that of the non- inverting input terminal. As shown in figure, R_f and R_1 form a potential divider. Therefore,





Fig. 1.24 Non –Inverting Amplifier:

Closed Loop Non – Inverting Amplifier

The input resistance of the op – amp is extremely large (approximately infinity,) since the op – amp draws negligible current from the input signal.

Practical Non –inverting amplifier:

The equivalent circuit of a non- inverting amplifier using the low frequency model is shown below in figure. Using Kirchoff's current law at node a,



$$A_v = 1 + \frac{R_f}{R_1}$$

The difference volt is equal to the input volt minus the f/b volt. (or) The feedback volt always opposes the input volt (or out of phase by 1800 with respect to the input voltage) hence the feedback is said to be negative.

It will be performed by computing

1. Closed loop volt gain
2. Input and output resistance
3. Bandwidth

1. Closed loop voltage gain:

The closed loop volt gain is $A_v = V_0 / V_{in}$

$$V_0 = A_{vid} = A(V_1 - V_2)$$




Fig.1.25 equivalent circuit of practical op amp

A = large signal voltage gain.

From the above eqn.

$$V_0 = A(V_1 - V_2)$$

Refer fig, we see that,

$$V_1 = V_{in}$$

$$V_2 = V_f = \frac{R_1}{R_1 + R_f} V_0 \quad \text{Since } R_i \gg R_1$$

$$V_0 = AV_{in} - \frac{R_1}{R_1 + R_f} V_0$$

$$V_0 + \frac{R_1}{R_1 + R_f} V_0 = AV_{in}$$

SUMMER/ADDER

Op-amp may be used to design a circuit whose output is the sum of several input signals. Such a circuit is called a summing amplifier or a summer or adder. An inverting summer or a non-inverting summer may be discussed now.

Inverting Summing Amplifier:




Fig. 2.13 inverting summer

A typical summing amplifier with three input voltages V_1 , V_2 and V_3 three input resistors R_1 , R_2 , R_3 and a feedback resistor R_f is shown in figure 2.

The following analysis is carried out assuming that the op-amp is an ideal one, $AOL = \infty$. Since the input bias current is assumed to be zero, there is no voltage drop across the resistor R_{comp} and hence the non-inverting input terminal is at ground potential.

$$I = V_1/R_1 + V_2/R_2 + \dots + V_n/R_n;$$

$$V_o = -R_f I = -R_f/R(V_1 + V_2 + \dots + V_n).$$

To find R_{comp} , make all inputs $V_1 = V_2 = V_3 = 0$.

So the effective input resistance $R_i = R_1 \parallel R_2 \parallel R_3$.

Therefore, $R_{comp} = R_i \parallel R_f = R_1 \parallel R_2 \parallel R_3 \parallel R_f$.

Non-Inverting Summing Amplifier:




Fig.2.14 Non inverting summer

A summer that gives a non-inverted sum is the non-inverting summing amplifier of figure. Let the voltage at the (-) input terminal be V_a , which is a non-inverting weighted sum of inputs.

Let $R_1 = R_2 = R_3 = R = R_f/2$, then $V_o = V_1 + V_2 + V_3$

Subtractor:




Fig. 2.15 Subtractor

A basic differential amplifier can be used as a subtractor as shown in the above figure. If all resistors are equal in value, then the output voltage can be derived by using superposition principle. To find the output V_{O1} due to V_1 alone, make $V_2 = 0$.

Then the circuit of figure as shown in the above becomes a non-inverting amplifier having input voltage $V_1/2$ at the non-inverting input terminal and the output becomes

$$V_{O1} = V_1/2(1+R/R) = V_1 \text{ when all resistances are } R \text{ in the circuit.}$$

Similarly the output V_{O2} due to V_2 alone (with V_1 grounded) can be written simply for an inverting amplifier as

$$V_{O2} = -V_2$$

Thus the output voltage V_o due to both the inputs can be written as

$$V_o = V_{O1} - V_{O2} = V_1 - V_2$$

Adder/Subtractor:




Fig. 2.16 Adder-Subtractor




Fig. 2.17 (b) equivalent circuit for $V_2=V_3=V_4=0$ and (c) for $V_1=V_2=V_4=0$

It is possible to perform addition and subtraction simultaneously with a single op-amp using the circuit shown in figure 2.16.

The output voltage V_o can be obtained by using superposition theorem. To find output voltage V_{o1} due to V_1 alone, make all other input voltages V_2 , V_3 and V_4 equal to zero. The simplified circuit is shown in figure 2.17. This is the circuit of an inverting amplifier and its output voltage is, $V_{o1} = -R/(R/2) * V_1/2 = -V_1$ by Thevenin's equivalent circuit at inverting input terminal).

Similarly, the output voltage V_{o2} due to V_2 alone is,

$$V_{o2} = -V_2$$

Now, the output voltage V_{o3} due to the input voltage signal V_3 alone applied at the (+) input terminal can be found by setting V_1 , V_2 and V_4 equal to zero.

$$V_{o3} = V_3$$

The circuit now becomes a non-inverting amplifier as shown in fig.(c).

So, the output voltage V_{o3} due to V_3 alone is

$$V_{o3} = V_3$$

Similarly, it can be shown that the output voltage V_{o4} due to V_4 alone is

$$V_{o4} = V_4$$

Thus, the output voltage V_o due to all four input voltages is given by

$$V_o = V_{o1} + V_{o2} + V_{o3} + V_{o4}$$

$$V_o = -V_1 - V_2 + V_3 + V_4$$

$$V_o = (V_3 + V_4) - (V_1 + V_2)$$

So, the circuit is an adder-subtractor.

Integrator:

A circuit in which the output voltage waveform is the integral of the input voltage waveform is the integrator or Integration Amplifier. Such a circuit is obtained by using a basic inverting amplifier configuration if the feedback resistor R_F is replaced by a capacitor C_F . The expression for the output voltage V_o can be obtained by KVL eqn. at node V_2 .




Fig 2.21 Integrator Circuit

$$i_1 = I_B + i_f$$

Since I_B is negligible small, $i_1 \approx i_f$

Relation between current through and voltage across the capacitor is

$$i_C(t) = Cdv_c(t)/dt$$

$V_1 = 0$ because A is very large,


The output voltage can be obtained by integrating both sides with respect to time

$$V_o(j\omega) = \frac{1}{j\omega R_1 C_f} V_i(j\omega)$$

Indicates that the output is directly proportional to the negative integral of the input volts and inversely proportional to the time constant $R_1 C_f$.

Ex: If the input is sine wave -> output is cosine wave.

If the input is square wave -> output is triangular wave.






Fig.2.22 Waveforms from Integrator

These waveform with assumption of $R_1 C_f = 1$, $V_{out} = 0V$ (i.e) $C = 0$.

When $V_{in} = 0$ the integrator works as an open loop amplifier because the capacitor C_F acts an open circuit to the input offset voltage V_{io} . The Input offset voltage V_{io} and the part of the input is charging capacitor C_F produce the error voltage at the output of the integrator.

Practical Integrator:

Practical Integrator to reduce the error voltage at the output, a resistor R_F is connected across the feedback capacitor C_F . Thus R_F limits the low frequency gain and hence minimizes the variations in the output voltages. The frequency response of the basic integrator, shown from this fb is the frequency at which the gain is dB and is given by

$$f_b = \frac{1}{2\pi R_1 C_F}$$




Fig. 2.23 Practical Integrator Circuit

- Both the stability and low frequency roll-off problems can be corrected by the addition of a resistor R_F in the practical integrator.
- Stability refers to a constant gain as frequency of an input signal is varied over a certain range.
- Low frequency \rightarrow refers to the rate of decrease in gain roll off at lower frequencies.
- From the fig of practical Integrators, f is some relative operating frequency and for frequencies f to f_a to gain R_F / R_1 is constant. After f_a the gain decreases at a rate of 20dB/decade or between f_a and f_b the circuit act as an integrator.
- The gain limiting frequency f_a is given by

$$f_a = \frac{1}{2\pi R_1 C_F}$$

- The value of f_a and $R_1 C_F$ and $R_F C_F$ values should be selected such that $f_a < f_b$.
- The input signal will be integrated properly if the time period T of the signal is larger than or equal to $R_F C_F$,

$$f_b = \frac{1}{2\pi R_F C_F}$$

Uses:

Most commonly used in

- ✓ analog computers
- ✓ ADC
- ✓ Signal wave shaping circuits.

2.10 Differentiator:

The circuit performs the mathematical operation of differentiation (i.e.) the output waveform is the derivative of the input waveform. The differentiator may be constructed from a basic inverting amplifier if an input resistor R_1 is replaced by a capacitor C_1 . Since the differentiator performs the reverse of the integrator function. Thus the output V_0 is equal to $R_F C_1$ times the negative rate of change of the input voltage V_{in} with time. The $-$ sign indicates a 180 phase shift of the output waveform V_0 with respect to the input signal. The below circuit will not do this because it has some practical problems. The gain of the circuit (R_F / X_{C1}) R with R in frequency at a rate of 20dB/decade. This makes the circuit unstable. Also input impedance X_{C1} s with R in frequency which makes the circuit very susceptible to high frequency noise.




Fig 2.24 Basic Differentiator




Fig. 2.25 Frequency response of differentiator

From the above fig. f_a = frequency at which the gain is 0dB and is given by

$$f_a = \frac{1}{2\pi R_f C_1}$$

Both stability and high frequency noise problems can be corrected by the addition of two components. R_1 and C_F . This circuit is a practical differentiator. From Frequency f_a to feedback the gain R_s at 20dB/decade after feedback the gain S at 20dB/decade. This 40dB/decade change in gain is caused by the $R_1 C_1$ and $R_F C_F$ combinations.

The gain limiting frequency f_b is given by,

$$f_b = \frac{1}{2\pi R_1 C_1}$$

Where $R_1 C_1 = R_F C_F$

$R_1 C_1$ and $R_F C_F$ help to reduce the effect of high frequency input, amplifier noise and offsets. All $R_1 C_1$ and $R_F C_F$ make the circuit more stable by preventing the R in gain with frequency. The input signal will be differentiated properly, if the time period T of the input signal is larger than or equal to $R_F C_1$ (i.e) $T > R_F C_1$ generally, the value of Feedback and in turn $R_1 C_1$ and $R_F C_F$ values should be selected such that


$$R_F C_1 \gg R_1 C_1$$


Fig 2.26 Practical Differentiator

A workable differentiator can be designed by implementing the following steps.

1. Select f_a equal to the highest frequency of the input signal to be differentiated then assuming a value of $C_1 < 1\mu\text{f}$. Calculate the value of R_F .
2. Choose $f_b = 20f_a$ and calculate the values of R_1 and C_F so that $R_1 C_1 = R_F C_F$.

Uses:

It is used in wave shaping circuits to detect high frequency components in an input signal and also as a rate of change and detector in FM modulators.




Fig.2.27 Output for practical differentiator.

VOLTAGE FOLLOWER:




Fig 2.6 Voltage follower

If $R_1 = \infty$ and $R_f = 0$ in the non inverting amplifier configuration. The amplifier act as a unity-gain amplifier or voltage follower. The circuit consists of an op-amp and a wire connecting the output voltage to the input, i.e. the output voltage is equal to the input voltage, both in magnitude and phase. $V_0 = V_i$. Since the output voltage of the circuit follows the input voltage, the circuit is called voltage follower. It offers very high input impedance of the order of $M\Omega$ and very low output impedance.

Therefore, this circuit draws negligible current from the source. Thus, the voltage follower can be used as a buffer between a high impedance source and a low impedance load for impedance matching applications.

2.5 Voltage to Current Converter with floating loads (V/I):

Voltage to current converter in which load resistor R_L is floating (not connected to ground). V_{in} is applied to the non-inverting input terminal, and the feedback voltage across R_1 devices the inverting input terminal. This circuit is also called as a current – series negative feedback amplifier. Because the feedback voltage across R_1 (applied Non-inverting terminal) depends on the output current i_o and is in series with the input difference voltage V_{id} .




Fig. 2.7 Voltage to Current Converter with floating loads (V/I):

Writing KVL for the input loop,

$$\text{Voltage } V_{id} = V_f \text{ and } I_B = 0, \quad V_i = R_L i_o \text{ where } i_o = \frac{V_i}{R_L}$$

From the fig input voltage V_{in} is converted into output current of V_{in}/R_L [$V_{in} \rightarrow i_o$].

In other words, input volt appears across R_1 . If R_L is a precision resistor, the output current ($i_o = V_{in}/R_1$) will be precisely fixed.

Applications:

1. Low voltage ac and dc voltmeters
2. Diode match finders
3. LED and Zener diode testers.

Voltage – to current converter with Grounded load:

This is the other type V – I converter, in which one terminal of the load is connected to ground.




Fig 2.8 V – I converter with grounded load

Analysis of the circuit:

The analysis of the circuit can be done by following 2 steps.

1. To determine the voltage V_1 at the non-inverting (+) terminals and
2. To establish relationship between V_1 and the load current I_L . Applying KCL at node a,

$$\begin{aligned}
 R &= R_f \\
 I_1 + I_2 &= I_L \\
 (V_i + V_a)/R + (V_o - V_a)/R &= I_L \\
 V_o &= (V_i + V_o - I_L R)/2 \text{ and gain} = 1 + R/R = 2. \\
 \therefore V_i &= I_L R ; I_L = V_i / R
 \end{aligned}$$

Current to Voltage Converter (I – V):




Fig. 2.9 Non inverting current to voltage convertor

Open – loop gain A of the op-amp is very large. Input impedance of the op amp is very high.

Sensitivity of the I – V converter:

1. The output voltage $V_0 = -R_F I_{in}$.
2. Hence the gain of this converter is equal to $-R_F$. The magnitude of the gain (i.e.) is called as sensitivity of I to V converter.
3. The amount of change in output volt ΔV_0 for a given change in the input current ΔI_{in} is decide by the sensitivity of I-V converter.

4. By keeping R_F variable, it is possible to vary the sensitivity as per the requirements.

Applications of V-I converter with Floating Load:

1. Diode Match finder:

In some applications, it is necessary to have matched diodes with equal voltage drops at a particular value of diode current. The circuit can be used in finding matched diodes and is obtained from fig (V-I converter with floating load) by replacing R_L with a diode. When the switch is in position 1: (Diode Match Finder) Rectifier diode (IN 4001) is placed in the f/b loop, the current through this loop is set by input voltage V_{in} and Resistor R_1 . For $V_{in} = 1V$ and $R_1 = 100\Omega$, the current through this $I_0 = V_{in}/R_1 = 1/100 = 10mA$. As long as V_0 and R_1 constant, I_0 will be constant. The Voltage drop across the diode can be found either by measuring the volt across it or o/p voltage.

The output voltage is equal to $(V_{in} + V_D)$ $V_0 = V_{in} + V_D$.




Fig. 2.10 Diode Match finder:

To avoid an error in output voltage the op-amp should be initially nulled. Thus the matched diodes can be found by connecting diodes one after another in the feedback path and measuring voltage across them.

2. Zener diode Tester:

(When the switch position 2) when the switch is in position 2, the circuit becomes a Zener diode tester. The circuit can be used to find the breakdown voltage of Zener diodes. The Zener current is set at a constant value by V_{in} and R_1 . If this current is larger than the knee current (I_{ZK}) of the Zener, the Zener blocks (V_Z) volts. For Ex: $I_{ZK} = 1\text{mA}$, $V_Z = 6.2\text{V}$, $V_{in} = 1\text{V}$, $R_1 = 100\Omega$ Since the current through the Zener is, $I_0 = V_{in}/R_1 = 1/100 = 10\text{mA} > I_{ZK}$ the voltage across the Zener will be approximately equal to 6.2V .

3. When the switch is in position 3: (LED)

The circuit becomes a LED when the switch is in position 3. LED current is set at a constant value by V_{in} and R_1 . LEDs can be tested for brightness one after another at this current. Matched LEDs with equal brightness at a specific value of current are useful as indicators and display devices in digital applications.

Applications of I – V Converter:

One of the most common uses of the current to voltage converter is

1. Digital to analog Converter (DAC)
2. Sensing current through Photo detector. Such as photo cell, photo diodes and photovoltaic cells. Photoconductive devices produce a current that is proportional to an incident energy or light (i.e). It can be used to detect the light.




Fig. 2.11 I – V Converter DAC




Fig. 2.12 Photo cell detector

Photocells, photodiodes, photovoltaic cells give an output current that depends on the intensity of light and independent of the load. The current through these devices can be converted to voltage by I – V converter and it can be used as a measure of the amount of light. In this fig photocell is connected to the I – V Converter. Photocell is a passive transducer it requires an external dc voltage (V_{dc}). The dc voltage can be eliminated if a photovoltaic cell is used instead of a photocell. The Photovoltaic Cell is a semiconductor device that converts the radiant energy to electrical power. It is a self-generating circuit because it does not require dc voltage externally.

Ex of Photovoltaic Cell: used in space applications and watches.

2.6 Adder:

Op-amp may be used to design a circuit whose output is the sum of several input signals. Such a circuit is called a summing amplifier or a summer or adder. An inverting summer or a non-inverting summer may be discussed now.

Inverting Summing Amplifier:




Fig. 2.13 inverting summer

A typical summing amplifier with three input voltages V_1 , V_2 and V_3 three input resistors R_1 , R_2 , R_3 and a feedback resistor R_f is shown in figure 2.

The following analysis is carried out assuming that the op-amp is an ideal one, $AOL = \infty$. Since the input bias current is assumed to be zero, there is no voltage drop across the resistor R_{comp} and hence the non-inverting input terminal is at ground potential.

$$I = V_1/R_1 + V_2/R_2 + \dots + V_n/R_n;$$

$$V_o = -R_f I = -R_f/R(V_1 + V_2 + \dots + V_n).$$

To find R_{comp} , make all inputs $V_1 = V_2 = V_3 = 0$.

So the effective input resistance $R_i = R_1 \parallel R_2 \parallel R_3$.

Therefore, $R_{comp} = R_i \parallel R_f = R_1 \parallel R_2 \parallel R_3 \parallel R_f$.

Non-Inverting Summing Amplifier:




Fig.2.14 Non inverting summer

A summer that gives a non-inverted sum is the non-inverting summing amplifier of figure. Let the voltage at the (-) input terminal be V_a , which is a non-inverting weighted sum of inputs. Let $R_1 = R_2 = R_3 = R = R_f/2$, then $V_o = V_1 + V_2 + V_3$

2.7 Subtractor:




Fig. 2.15 Subtractor

A basic differential amplifier can be used as a subtractor as shown in the above figure. If all resistors are equal in value, then the output voltage can be derived by using superposition principle. To find the output V_{01} due to V_1 alone, make $V_2 = 0$.

Then the circuit of figure as shown in the above becomes a non-inverting amplifier having input voltage $V_1/2$ at the non-inverting input terminal and the output becomes

$$V_{01} = V_1/2(1+R/R) = V_1 \text{ when all resistances are } R \text{ in the circuit.}$$

Similarly the output V_{02} due to V_2 alone (with V_1 grounded) can be written simply for an inverting amplifier as

$$V_{02} = -V_2$$

Thus the output voltage V_o due to both the inputs can be written as

$$V_o = V_{o1} - V_{o2} = V_1 - V_2$$

Adder/Subtractor:




Fig. 2.16 Adder-Subtractor




Fig. 2.17 (b) equivalent circuit for $V_2=V_3=V_4=0$ and (c) for $V_1=V_2=V_4=0$

It is possible to perform addition and subtraction simultaneously with a single op-amp using the circuit shown in figure 2.16.

The output voltage V_o can be obtained by using superposition theorem. To find output voltage V_{01} due to V_1 alone, make all other input voltages V_2 , V_3 and V_4 equal to zero. The simplified circuit is shown in figure 2.17. This is the circuit of an inverting amplifier and its output voltage is, $V_{01} = -R/(R/2) * V_1/2 = -V_1$ by Thevenin's equivalent circuit at inverting input terminal).

Similarly, the output voltage V_{02} due to V_2 alone is,

$$V_{02} = -V_2$$

Now, the output voltage V_{03} due to the input voltage signal V_3 alone applied at the (+) input terminal can be found by setting V_1 , V_2 and V_4 equal to zero.

$$V_{03} = V_3$$

The circuit now becomes a non-inverting amplifier as shown in fig.(c).

So, the output voltage V_{03} due to V_3 alone is

$$V_{03} = V_3$$

Similarly, it can be shown that the output voltage V_{04} due to V_4 alone is

$$V_{04} = V_4$$

Thus, the output voltage V_o due to all four input voltages is given by

$$V_o = V_{01} + V_{02} + V_{03} + V_{04}$$

$$V_o = -V_1 - V_2 + V_3 + V_4$$

$$V_o = (V_3 + V_4) - (V_1 + V_2)$$

So, the circuit is an adder-subtractor.